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A bstract
The subject of this thesis is the design; analysis, fabrication and characterisation of 
first order Bragg Grating optical filters in Silicon-on-Insulator (SOI) planar 
waveguides. It is envisaged that this work will result in the possibility of Bragg 
Grating filters for use in Silicon Photonics. It is the purpose of the work to create as 
far as is possible flat surface waveguides so as to facilitate Thermo-Optic tuning and 
also the incorporation into rib-waveguide Silicon Photonics.
The spectral response of the shallow Bragg Gratings was modelled using Coupled 
Mode Theory (CMT) by way of RSoft Gratingmod ™. Also the effect of having a 
Bragg Grating with alternate layers of refractive index 1.5 and 3.5 was simulated in 
order to verify that Silica and Silicon layered Bragg Gratings could be viable.
A series of Bragg Gratings were patterned on 1.5 micron SOI at Philips in Eindhoven 
to investigate the variation of grating parameters with a) the period of the gratings b) 
the duty cycle (or mark to space ratio) of the gratings and c) the length of the region 
converted to Bragg Gratings (i.e. the number of grating period repetitions).
One set of gratings were thermally oxidised at Philips in Eindhoven (this was to 
simulate the effects of oxidising Porous Silicon) and another set were ion implanted 
with Oxygen ions at the Ion Beam Facility, University of Surrey. The gratings were 
tested and found to give transmission minima at approximately 1540 nanometres and 
both methods of creating flat surfaces were found to give similar minima. Atomic 
Force Microscopy was applied to the grating area of the Ion as Implanted samples in 
the ATI, University of Surrey, which were found to have surface undulations in the 
order of 60 nanometres.
Key words: Silicon-on-Insulator (SOI), Bragg Grating filter, Coupled Mode Theoiy 
(CMT), Thermo-Optic (TO).
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Primitive means of communication included torches, semaphore, and photo phone [1] 
and had low communication capacity. Analogue electrical and microwave 
communications are improvements but carry considerable loss and come somewhat 
expensive in the usage of copper wiring.
In the modem world there is an increasing need for high speed, high bandwidth 
communication. This is to address the demand for voice, music, video and digital 
communication not just between countries but also continents as globalisation 
progresses and the number of consumers increases. Transmission rates over the last 
100 years have improved due to the invention of (1860) telegraph, (1900) telephone, 
(1940) coaxial cable, (1960) microwave and (1990) optical amplifiers (erbium doped 
fibre amplifiers [1].
The invention of the laser in 1960 (Maiman: Ruby Laser [2]) provided a radiation 
source with potential for use as an information carrier. Also the increasing usefulness 
of fibre optic cable through the seventies with reducing loss over long distances led to 
the realisation of intercontinental fibre optic communications. Present day optical 
fibres have a transmission rate capacity in excess of terabits per second and as they 
have the lowest attenuation in the 1.5 micron wavelength window, such wavelengths 
are used as long distance earners. Wavelength Division Multiplexing (WDM) 
increases the canying potential of a single fibre and is thus used in modem 
telecommunications systems.
Copper wiring as well as being expensive, suffers from technical disadvantages: for 
example at high frequency or bit rate the wires tend to radiate electro-magnetic 
radiation which causes a loss of energy from the wire. This loss can lead to the 
possibility of electronic eavesdropping. Glass fibres for fibre optics on the other hand 
are derived from Silica a commonplace and cheap material. Also they tend to be 
secure as optical tapping is easily detectable. Thus for some time communication 
across the Atlantic, for example, has been via optical cable. A contribution to making 
the situation more optically ergonomic was the development of the Erbium Doped 
Fibre Amplifier (EDFA) in the early 1990’s which meant that optical signals could be
1 In tro d u c tio n
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amplified without electronic conversion [3]. Erbium doping creates intermediate 
energy level transitions which make amplification possible. Figure 1 shows the energy 
states in an EDFA: the optical pump transfers the electrons to the highest state II1/2 
from this they rapidly decay to the intermediate metastable state 113/2. The passage of 
a photon of just the right energy stimulates return to the ground state 115/2 and 
photonic amplification occurs [4].
i
Figure 1 Energy level diagram of EDFA (4|.
Figure 2 Schematic of an optical fibre amplifier (3|.
Figure 2 shows the schematic of an optical amplifier: the three signals are combined 
with a pump signal and passed into a doped fibre loop where the amplification occurs 
and the three signals pass on down the fibre in the same direction but larger in 
amplitude. Electronic level broadening occurs with doping Rare Earth ions into glass 
and this causes the range of amplifiable wavelengths to be broadened and thus a 
single amplifier can be used to amplify all signals carried on a fibre [3, 5]. There is a 
limit to what can reasonably be achieved with fibres due to cost both for installation
and extraneous components and this tends to limit its use to intercontinental or long 
distance applications. Researchers have been considering for several decades the 
possibility of all optical networks whereby expensive and time consuming 
conversions from photonic to electronic signals could be avoided or at least kept to a 
minimum. The possibility of integrating all the necessary components (from the 
telecommunications point of view) onto one single chip has for some time been the 
goal of much of opto-electronics.
However, the means of gaining optical integration was an enigma for optical 
researchers. For some time it was thought that Lithium Niobate would provide the key 
since its optical properties were very convenient in terms of rotating the plane of 
polarisation of laser light under applied electrical voltage. Unfortunately it proved 
initially difficult to machine and provide wafers similar to Silicon and also gave 
complicated circuits for manufacturing and so this has caused a reduction in interest.
Silicon would initially seem an unlikely candidate since it has no linear electro-optic 
effect for modulation and cannot provide a conventional semiconducting light emitter 
in the manner of III-V or II-VI compounds (e.g. Gallium Arsenide or Zinc Selenide). 
However, Silicon does have noticeable second order optical characteristics and this 
has led to the recent development of Raman amplification and lasing [6-16].
A Raman amplifier is an optical amplifier based on Raman gain [11]. The Raman 
active medium is usually an optical fibre, although it can also be a bulk crystal, for 
example. An input signal can be amplified while co or counter propagating with a 
pump beam, the wavelength of which is typically a few tens of nanometres shorter. 
For Silica fibres, maximum gain is obtained for a frequency offset of about 10 to 
15 THz between pump and signal, depending on the core composition.
Compared with Erbium Doped Fibre Amplifiers, a Raman amplifier’s typical features 
are [12]:
• Potential for generating gain in very different wavelength regions provided that 
a suitable pump source is available.
• Tailoring of the gain spectrum by using different pump wavelengths 
simultaneously.
• Requires high pump power (possibly raising laser safety issues) and high pump 
brightness, but can also generate high output powers.
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• Requires longer fibre lengths (but transmission fibre in a telecom system may 
be used).
• Potentially lower noise.
• Fast reaction to changes of the pump power (particularly for co-propagating 
pump).
As well as these developments in optics developments in electronics are of interest at 
this stage. Silicon-on Insulator (SOI) has long been a matter of interest to the 
electronics trade since it produces high quality radiation hardened components which 
have lower leakage and stray capacitance than their bulk Silicon counterparts and thus 
considerable money and research have combined to yield the present Ultra Large 
Scale Integration (ULSI) that we increasingly have today.
Problems facing this ULSI are speed and power dissipation and the solution to this 
may well be strained Silicon on SOI ( for a discussion of this, please see The Present 
and The Future in Chapter Two) in which case the SOI share of the market for ULSI 
may well increase dramatically from its present few per cent.
Once this has occurred some optical integration may well be necessary in terms of 
optically induced Wavelength Division Multiplexing both at the inter-chip level and 
ultimately at the intra-chip level to avoid information bottlenecks.
To further hybridise optics with this ULSI will not be easy but as long as the optics 
researchers can produce an easy ‘bolt-on’ for what the electronics engineers are 
already making, the possibility of ‘doing business’ between the two groups must exist, 
and this is an exciting prospect especially with the eventual prospect of all optical 
hardware somewhere in the overview.
One of the great advantages of SOI from the point of view of Silicon Photonics is the 
large difference in refractive index between the Buried oxide (BOX) layer of Silica 
and the surrounding Silicon. This means that with a waveguide above the BOX a veiy 
high degree of optical confinement may be achieved. This gives rise to the possibility 
of considerable miniaturisation compared with other forms of guiding and this can 
improve device performance and cost efficiency [17].
Wavelength Division Multiplexing (WDM) has long been recognised as being useful 
in terms of addressing the need for increasing bandwidth in the telecommunications
10
sector since it means that several signals can be sent down the same optical fibre. One 
way of providing the multiplexing and demultiplexing that is required for WDM is to 
use Bragg Gratings at each end, whether it be of a fibre or a waveguide connection. 
More attention is being placed on systems where WDM takes its place as a part of an 
all optical network since it was to be expected that this would result in speed and 
bandwidth benefits.
Bragg Gratings
Some of the above WDM components such as add-drop filters, wavelength routers, 
Fabry-Perot cavities and tuneable filters can be achieved using Bragg Gratings and it 
is the purpose of this project to design, fabricate, test and characterise flat surfaced 
Bragg Gratings in SOL Two different techniques have been chosen for this and an 
attempt at comparison will be made.
Project Overview
I started my project by examining the propagation of light down a rib waveguide 
using Beamprop ™ by way of simulation. Also using simulation, modality was 
checked for a 1.5 micron rib waveguide with Beamprop ™ and thirdly the expected 
reflectivity/transmission from a shallow grating was modelled with Gratingmod ™. 
Beamprop can analyse TM/TE optical propagation down rib waveguides and 
Gratingmod can analyse optical reflection and transmission down waveguide 
structures with applied gratings. Both are based upon the principles of coupled mode 
theory. It became apparent that 75nm of grating depth approximately was required to 
produce 90% reflectivity and this was modelled using Suspre. Suspre is effectively a 
graphic representation of skew Gaussian implantation tables derived for various types 
of ions implanted into different elements or compounds based on the work of 
Lindhard et al and Deamalay et al [42 and 43 respectively]. Srim ™ was also used as 
a check and this is based upon a Monte Carlo analysis of ion bombardment.
Ordinary Silicon wafers were implanted with Oxygen at Nodus at Surrey University 
and as-implanted and annealed samples were investigated using ellipsometry which 
gave evidence of Oxide creation. Two 1.5 micron (1 micron BOX) SOI wafers were 
obtained and masked, using Silicon Nitride, with a suitable grating pattern at Philips 
in Eindhoven in Holland. Of these one was ion implanted at Surrey and one was 
thermally oxidised at Philips to simulate the formation of a flat surface grating by way
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of porous silicon techniques. This was to try and make a comparison of the two 
possibilities of fabricating flat gratings in SOL The wafers were cleaved at Philips to 
provide planar surface gratings which were then investigated at Surrey.
Chapter Layout
This thesis is organised into the following chapters describing the design, fabrication 
and measurement of first order gratings on 1.5 micron SOL
Chapter 2 will provide a review of differing Bragg Grating filters especially 
implemented on waveguide structures, as well as reviewing situations in WDM, Ion 
Implantation and Electronics.
Chapter 3 will describe the theoiy of Bragg Gratings.
Chapter 4 will detail the design and analysis of Bragg Gratings.
Chapter 5 will discuss the different fabrication techniques.
Chapter 6 contains techniques for optimising the results from the grating samples. 
Chapter 7 contains the results achieved.
Chapter 8 contains the conclusions from the work relating to the various techniques 
and recommendations for the future based on the current work.
Chapter 9 contains the suggestions for future work.
Finally Chapter 10 contains the index to all the references in the text and literature 
review.
12
2 L ite ra tu re  R eview
2 !  Silicon on Insulator
Silicon on Insulator (SOI) is a layered structure consisting of a thin layer of Silicon 
which is created on an insulating substrate which is usually Sapphire or Silicon 
Dioxide. Thus SOI circuits differ from generic CMOS (Complementary Metal Oxide 
Semiconductor) circuits in that their Silicon junction is above an electrical insulator. 
This process reduces the amount of electrical charge that the transistor has to move 
during a switching operation: increasing speed (up to 15%) and reducing switching 
energy (up to 30%) over CMOS based chips and hence power consumption.
SOI devices are usually latch up (where both complementary output transistors 
conduct causing either malfunction or destruction of the device) resistant and there is 
a reduction in leakage current: very useful for low power circuit design. SOI chips 
also reduce the soft error rate, which is data corruption caused by cosmic rays and 
natural radioactive background signals. Finally CMOS chips have impurities: called 
dopants added to allow for charge storage via capacitance, SOI chips are not doped 
which reduces the capacitance allowing for faster and cooler operation. (In 
semiconductor production, doping refers to the process of intentionally introducing 
impurities into an extremely pure (also referred to as intrinsic) semiconductor in order 
to change its electrical properties. For the group IV semiconductors such as silicon, 
germanium, and silicon carbide, the most common dopants are acceptors from group 
III or donors from group V elements (Group number refers to the Roman numerals of 
the columns in the periodic table of the elements). Boron, arsenic, phosphorus and 
occasionally gallium are used to dope silicon. Boron is the p-type dopant of choice for 
silicon integrated circuit production, since it diffuses at a rate which makes junction 
depths easily controllable. By doping pure silicon with group V elements such as 
phosphorus, extra valence electrons are added which become unbonded from 
individual atoms and allow the compound to be electrically conductive, n-type 
semiconductor. Doping with group III elements, such as boron, which are missing the 
fourth valence electron creates "broken bonds", or holes, in the silicon lattice that are 
free to move. This is electrically conductive, p-type semiconductor.)
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Silicon on Insulator dates back to the early 1960’s with the first development of 
Silicon on Sapphire (SOS) [18, 19].
Silicon on Sapphire is a hetero-epitaxial wafer that consists of a thin layer of Silicon 
grown on a Sapphire wafer using Chemical Vapour Deposition (CVD) epitaxial 
method where the Silicon atoms are assembled one by one on the surface of the 
Sapphire wafer. Because the ciystal structure of Silicon is similar to Sapphire (non­
conformity between the crystal lattice of silicon and sapphire being circa 12.5 % [18, 
19]) the SOS structure appears to be one crystal with a strong molecular bond 
between the two materials.
SOS is a part of the Silicon on Insulator (SOI) family of CMOS (Complementary 
Metal-Oxide Semiconductor) technologies. Initially the SOS technology was 
developed for use in military and space applications requiring high temperature and 
‘radiation hardened’ chips. But commercial use of them started from when the first 
CMOS circuits were formed. A typical manufacture of SOS would involve the growth 
of high purity artificial Sapphire crystals. The Silicon is then deposited by the 
decomposition of Silane gas (SiFL*) on heated Sapphire substrates. Silicon on Sapphire 
is popular with radiation hard applications in the military and aerospace industries. 
Apart from the expense, the electrical properties of SOS have a tendency to degrade 
as a result of the high dislocation density due to the lattice mismatch between the 
Silicon and the Sapphire hence SOI designers looked to alternatives for the top end 
market.
Today bulk silicon CMOS technology is the dominant semiconductor technology for 
microprocessors, memories and Application Specific Integrated Circuits (ASICS). 
The main advantage of CMOS over other technologies (e.g. Gallium Arsenide and 
bipolar technology) is the much smaller power dissipation and especially when static: 
power is only used during switching and this allows for more gate integration on a 
single I.C. and thus better performance.
Wafer Bonding
Silicon wafers can be bonded together. This provides a route to fabricating SOI 
structures. The wafer which will ultimately become the substrate is oxidised, creating
14
the desired BOX thickness. A second (donor) wafer which will ultimately become the 
site for active devices is pressed into close contact with the first wafer and the 
sandwich is heated in a furnace. Bond strength generally increases with temperature. 
Finally the second wafer is thinned to leave a final Silicon layer of the desired 
thickness. This thinning can be done in several ways. A major amount of Silicon from 
the donor wafer can be removed by etching or grinding. Etching may be rendered 
selective by implanting an etch stop prior to bonding.
BESOI (bond and etch back SOI)
Besoi was introduced in the early 1970s and involves the oxidation of the surface of 
two silicon wafers, the formation of a chemical bond between the matching oxide 
faces and the etching and polishing of the top wafer to give the SOI [20]. Wafer 
bonding is the preferred means of producing thick SOI: where the BOX and Silicon 
over layer are thicker than 1 micron [20].
Sm artcut
The favoured manner to create SOI material through wafer bonding makes use of 
mechanical stress to cleave the undesired portion of the donor wafer.
A silicon wafer is taken and thermally oxidised. Next hydrogen is implanted at high 
density (c. 1017 cm'2) at a depth beneath the oxide layer. Finally the wafer is bonded to 
a second wafer and thermal processing is undertaken at 600 and 1100 degrees C to 
split the first wafer at the hydrogen implanted depth and improve the bonding 
between the two wafers [20]. Polishing may be necessary after cleaving to restore 
flatness.
Simox /
Silica was inexpensive but difficult to bond to Silicon due to crystalline differences 
until the development of Simox (Separation by IMplantation of OXygen). Oxygen 
can be implanted at high energy into a Silicon substrate at a high enough dose that 
subsequent high temperature annealing forms an Oxide layer underneath the surface
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layer of Silicon with both layers forming a molecular bond. The Oxide is an insulator 
thus producing the Silicon on Insulator structure. This is especially of use for thin SOI 
material (where BOX and Silicon over layer thickness is less than 1 micron). Ion 
implantation of Oxygen or Nitrogen into Silicon at doses high enough to produce 
stoichiometric Silicon Dioxide and Silicon Nitride has been reported since the 1960’s 
(Watanabe and Tooi 1966 and Pavlov and Shitova 1967 [21, 22]).
Such implants require extremely high doses compared to implanting dopants. For 
example to dope Silicon heavily requires a volume concentration of 1018 ions cm*3 , 
which substitutes one dopant atom for roughly 1000 Silicon atoms. For typical I.C. 
dimensions this requires a dose per area of 1015 ions cm'2. In contrast a stoichiometric 
Oxide dose would be 1000 times greater [23, 24].
The structure resulting from such a high dose implant of Oxygen depends strongly 
upon the dose and energy of the implant and the temperature of the wafer during 
implantation. As the dose increases Oxygen builds up to the solubility limit. Further 
increases result in the formation of disconnected islands of Silica [23, 24]. These 
islands may form at the surface (lower implant energy) or below the surface (higher 
energy).
In conventional ion implantation the ions damage the Silicon crystal structure, 
typically heavy doping is capable of creating a crystalline to amorphous transition. As 
a result, following implantation the wafer is annealed at temperatures of 900 to 1100 
degrees and the crystal structure is re-established by a process called Solid Phase 
Epitaxy (SPE). This process is driven by the lower free energy of the crystalline state 
compared to the amorphous, and depends on the presence of a crystal template (the 
deeper bulk Silicon) in intimate contact with the by now amorphous surface layer. 
However with Simox the BOX prevents SPE and so the damage caused by the 
implant must be healed (at least in part) during the implantation. This is achieved by 
performing the implant at about 500 degrees. The over layer contains significant 
damage but this can be corrected by subsequent annealing.
In 1978 Izumi, Doken and Ariyoshi of NTT fabricated a CMOS ring oscillator on SOI 
material prepared by implanting 0 + ions into Silicon [25]. They named the SOI 
material Simox. By 1982 NTT had demonstrated a lk SRAM on Simox. A high 
current implanter was developed also in the late 1970’s making Simox development
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easier. This was followed by an improvement in annealing techniques. Also a gradual 
take-up by some of the famous names in electronics occurred as well as interest in 
terms of integrated optics [24]. Annealing at 1300 degrees was found to result in a 
flatter interface to the BOX. Also the structure of the Silicon over layer is improved 
[23, 25].
Optical annealing at 1405 degrees [26] improves these features further. Both the 
mobility and the solubility of Oxygen in Silicon increase with temperature. Small 
Oxide precipitates dissolve as the annealing temperature increases: tending to 
condense on the larger precipitates, an example of a process called Ostwald ripening 
[27]. At sufficiently high temperatures the only precipitate surviving is the BOX. To 
minimise the free surface energy the interface between buried Oxide and Silicon 
becomes planar and smooth.
The reason such a structure is of value in fabricating integrated circuits is that 
individual transistors can easily be isolated from each other and from the bulk 
substrate. Without the Buried Oxide (BOX) each transistor is connected to its 
neighbours and to the substrate electrically. While this electrical coupling can be 
minimised by careful doping to minimise electrical leakage currents, nevertheless 
there remain a variety of parasitic loss mechanisms. Replacing these back biased 
junctions with an insulator improves the isolation very significantly and several 
benefits acciue. First, it becomes easier to reduce transistor size and increase packing 
density since junction isolation requires wasting space. Furthermore with the most 
common transistor configuration CMOS latch up can occur; with close packing SOI 
makes this impossible. Second, once the transistors are well insulated from the 
substrate soft errors resulting from the adsorption of ionising radiation are reduced by 
many orders of magnitude. The reason is that the active Silicon surface is typically 0.2 
micron thick compared to the 600 micron thickness of the substrate. In circuits 
constructed on bulk Silicon the carriers created by adsorption of ionising radiation 
anywhere in the substrate may diffuse into the active circuit. In circuits constructed on 
SOI only those carriers which are generated in the top active layer affect the circuit 
and a thin active layer minimises the problem. Thus SOI found an early market in 
military and aerospace applications. Third, because the transistors are better isolated 
from the substrate parasitic losses are reduced. This enables higher speed operation at 
lower power consumption. This speed/power consumption advantage opens three very
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high volume consumer applications. One is communications equipment where the 
SOI speed advantage can substitute for some more expensive alternatives such as 
Silicon/Germanium or Gallium Arsenide for high frequency applications. A second is 
microprocessors for portable battery operated applications such as lap top computers 
where the reduced power consumption is critical. A third is in high end 
microprocessor applications such as network servers because of the speed advantage. 
Fourth, higher temperature IC operation is possible as a direct consequence of the 
isolation of the active device area by the BOX from electron and holes thermally 
generated in the substrate: once again only those created in the thin active region of 
Silicon affect the circuit.
SOI can be made hybrid with bulk Silicon by local implantation, for example CMOS 
logic on SOI with power switching on bulk i.e. providing yet further hardware 
modularisation and integration. Quite apart from electronic applications where the 
isolation of individual transistors from each other and from the substrate is the 
primary advantage, SOI technology has found applications in other fields. Since it is 
possible to etch Silicon and Silica with high selectivity, the presence of a buried 
Oxide permits one to fabricate complex microscopic three dimensional structures. 
Two applications for such structures are sensors and integrated optics [28, 29].
The Present and the Future
With technologies such as strained Silicon on SiGe on insulator and also sSOI 
(strained Silicon on Insulator, whereby the process of straining the Silicon increases 
carrier mobility and therefore improves the high frequency response) currently 
established as viable present/future options in SOI [30, 31] the future is looking good 
for SOL Its increased speed compared with generic CMOS (Complementary Metal 
Oxide Semiconductor) and lower power dissipation and the other advantages outlined 
above should ensure increased take-up by industry in the run up to meeting the 
demands posed by ULSI (Ultra Large Scale Integration).
Strained silicon on insulator is the resultant of combining strained silicon with SOI 
thus combining the isolation, lower power dissipation and radiation hardening of SOI 
with the extra speed associated with improved carrier mobility that comes with 
strained silicon. The imposition of a SiGe layer and with a much thinner silicon layer 
underneath causes the strain and increases the speed by as much as 30%.
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Strained Silicon on SOI provides high frequency benefits up to 30% increase in speed 
and lowers the output resistance, increasing the drive capability along with the usual 
SOI benefit of lower power dissipation.
Problems exist with straining such as the fact that holes under strain move at one third 
the speed of electrons and that Germanium’s presence in the strained substrate is 
undesirable since it causes electrical degradation, however these seem to have been 
surmounted by the process of local epitaxial straining and the removal of the 
Germanium in the case of sSOI to leave strained Silicon on Silica. To date it is 
possible to retain the strain in the strained Silicon over layer to 70nm depth but no 
further and this will present logistical problems in terms of hybridising with Silicon 
Photonics but these are likely to be less significant than with other alternatives (e.g. 
problems with fine machining Lithium Niobate) [32, 33].
Companies of the calibre of IBM, AMD and Intel [34, 35, and 36] are pursuing an 
interest in sSOI and it cannot be long before market developments in consumer 
electronics occur and ensure its take up and have the predictable effect on SOI’s 
section of the semiconductor wafer market with the knock-on reduction in SOI wafer 
unit cost. Attempts at updating SOS have been made [19] but these will still have the 
disadvantage of poorer integration possibilities and Sapphire degradation and SOS’s 
high speed advantage has been all but wiped out by sSOI etc. The majority of the 
market is affected by companies of the order of Intel and TI but with modem 
integration requiring speeds of 4GHz and up, as well as the advent of 65nm process 
technology sSOI can provide the hardware whilst reducing problems with on-chip 
power dissipation and heat due to its low capacitance format. It is the author’s 
contention that it is only a matter of time before SOI’s ( in one form or another) 
market share is considerably boosted due to the need for further/higher levels of 
integration and speed and the low power dissipation in SOI. Inter chip and intra chip 
communications can be achieved using WDM and two Bragg Gratings. From the 
author’s perspective developments in electronics and research in Silicon Photonics are 
at an interesting stage and the coincidental breakthroughs in both areas of research 
could well see an early turning to hybrid Electronic/Silicon-Photonic devices to assist 
with speed/integration problems.
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2.2 Surface and Buried Layers in Silicon by means of Ion Implantation.
2.2.1 Surface Layers
The formation of Silicon Dioxide by ion beam implantation into Silicon surfaces goes 
back to the 1960s.
Watanabe and Tooi [21] reported the creation of a surface layer of Silicon Dioxide 
after implantation of low energy reactive oxygen ions. They used p-type Silicon 
wafers with resistivity of 100 ohm-cm. The ion beam was accelerated to 60 keV. This 
gave a penetration depth of approximately 0.12 micron after irradiation with a current 
density of 20pA/cm2 for 200 minutes at sample temperatures ranging from room 
temperature to 300 degrees Celsius. They further proposed that if the ion energy was 
increased it would be possible to create a buried Oxide layer. The significance of this 
work is mainly the initiation of Si02 synthesis by ion implantation. Table 1 shows 
their comparison of IR absorption peak, Dielectric strength and constant and 
resistivity at 300 degrees K between their 150nm ion implanted film and thermally 
grown oxide and shows that with the exception of dielectric strength their oxide 
formed by ion bombardment was of similar quality to thermally grown oxide 
generally accepted at that time to be the best available silica.
Table 1 shows a comparison of thermally grown and implanted films [21].
Ion Implanted Oxide Thermal Oxide
IR Absorption Peak (p) 9.4 9.3
Dielectric Strength (10A6 V/cm) 7 8.5
Dielectric Constant (300 degrees 
Absolute at 1 kHz)
3.9 3.2
Resistivity at 300 degrees 
Absolute (Ohm-cm)
10A17 10A15~10A17
Pavlov and Shitova performed similar work [22]; implanting into the (111) surface of 
n-type Silicon with a resistivity of 1 ohm cm. However, they gave no details on 
implantation dosage or energy. They reported on the formation of a surface Silica 
layer with the possible presence of Silicon and Silicon Monoxide.
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Dylewski and Joshi created stoichiometric Silica by high dose C>2+ implantation into 
Silicon wafers [37] and found that Infra Red (IR) transmission spectra consistent with 
SiO and SiCfy were obtained depending on the ion dose ( the latter at a dose of 1018 
ions per cm2 at 30keV). Post implantation annealing was found to release a substantial 
amount of bond strain and also rendered the Silica layers impervious to water attack. 
This was thought to be due to polymerisation of the SiC>4 tetrahedra, therefore 
reducing the porosity. In some previous papers there had been some ambiguity over 
what existed in the surface implant i.e. Silicon, Silicon Monoxide and/or Silica. This 
paper suggested that this may have been due to ion implantation dose variations.
The authors demonstrated the quality of their work by carefully defining their 
implantation parameters, which may well not have been well defined in earlier low 
dose (« 1 0 18 ions/cm.2) surface layers created by implantation and by demonstrating 
that Silicon Monoxide and Silicon Dioxide were obtained in the surface layer 
dependant on the dose of Oxygen implantation ions and obtaining results consistent 
with their theory by both infra red transmission techniques and electron microscope 
reflection diffraction studies on their samples [38].
The same authors [39] implanted O2 ions at 30keV and ion beam current density about 
15 microampere/cm2 and 1018 ions/cm2 found that the dielectric breakdown properties 
of Silica films formed by implantation were similar to those created by thermal 
oxidation of Silicon but found a time dependence of the breakdown process and 
attributed this to Sodium ion contamination in the formed Silica films, unfortunately 
they gave no indication as to how the contamination had occurred.
At low current to voltage values the characteristics were ohmic (resistive) and at 
higher values the characteristics followed a power law consistent with space charge 
limitation. Annealing increased the resistivity of the films and moved the knee of the 
ohmic/space charge I-V characteristic to lower values and increased the slope of the 
space charge curve. Annealing also reduced the dielectric breakdown resistance and 
reduced polarity dependence of breakdown, possibly due to shrinkage reducing 
overall breakdown levels and Sodium ion dispersion within the crystalline structure, 
respectively.
Badawi and Anand [40] formed stoichiometric Silica in Silicon using 32C>2+ ion 
implantation (i.e. implanting molecular, positively charged Oxygen at an atomic mass
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unit of 16 since e.g. 18 can be used to create an Oxide marker layer). After annealing 
they found that the high dose implant produced a surface layer of Silica whereas the 
medium and low doses produced buried layers (high being 7, medium being 4 and 
low being 2.5xl022 ions/cm3: peak volumetric concentrations of ions, the area dose 
being approximately 1017 O2 ions/cm2). The thickness of the films was found to be 
greater than that predicted by the theory derived by Lindhard, Scharff and Schiott [41] 
and tables provided by Deamalay et al [42]. This was attributed to enhanced diffusion 
during subsequent annealing and also preferential diffusion to the surface. Surface 
state effects were reduced to a similar level as observed in thermally grown Oxide by 
two stages of annealing at 750 degrees C and 900 degrees C for one hour.
Figure 3 Transmission IR spectra for Badawi and Anand’s 50 keV implants for 
the low dose curves A-High dose curves C, a) as-implanted, b) annealed at 450 
degrees , c) 600, d) 750 and e) annealed at 900 degrees and finally the curve 
marked D in e) for a thermally grown Oxide of thickness 200nm [40],
The infra red transmission is shown in figure 3 and shows a progressive improvement 
in comparison with thermally grown oxide curve D in section (e) of figure 3 as the 
annealing temperature is raised. Oxide thickness was confirmed with ellipsometry and 
quality from C-V measurement.
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Gill and Wilson [43] observed using Rutherford Back Scattering (RBS) that mono­
crystalline Silicon implanted with Oxygen at 40 and 60 keV penetrated to a similar 
depth for the same energy for vaiying ion doses but that at about 0.75 x 1018 ions/cm.2 
and above the RBS spectra demonstrated a saturation situation similar to that obtained 
with thermally derived Oxide RBS spectra. They determined this saturation occurred 
when n0/nSi = 2 (where n0 is the number of Oxygen atoms present and nSi is the number 
of Silicon atoms present). The Oxygen then appears to undergo radiation enhanced 
diffusion which would explain, for example, the fact that the region between the peak 
and the surface was fully oxidised.
2.2.2 Buried Layers By Oxygen Implantation:
Izumi at al [25] formed buried layers of Silica by atomic ion implantation since this 
was more energy efficient in terms of buried layer formation than molecular Oxygen 
(using 150 keV and a dose of 1.2 x 1018 ions/cm.2) to give a Buried Oxide (BOX) 
layer at a depth of 370nm, and sufficient Oxygen to form stoichiometric silica after 
annealing. Oxygen and Carbon were seen at the surface of the specimen but 
unfortunately no reasons for the contamination were given and Carbon contamination 
is not reported by subsequent authors with respect to buried layers. The layer was 
210nm thick. Dislocation and stacking faults were formed at the surface of the Silicon 
top layer when Oxygen and Carbon contamination was high and for this reason the 
substrate surface was removed before growing a layer of epitaxial Silicon. The 
authors’ intention in this work was to create a material system which allowed 
electrical isolation for electronic components fabricated at the surface. To 
demonstrate this, they created a CMOS/SIMOX (Complementary Metal Oxide 
Semiconductor/Separation by IMplantation of OXygen) ring oscillator benefiting 
from total dielectric isolation, which in turn exhibited twice the speed of bulk Silicon 
devices of the same size. Hence this work became the benchmark for future SIMOX 
work.
Hemment et al [45] produced buried Oxide layers by implanting doses in excess of 
1.4 x 1018 0 + ions/cm2. They found that an implantation temperature of 400-500 °C 
and a furnace anneal at 1150 °C for 2-4 hours were necessary to reduce implantation 
damage and create mono-crystalline Silicon at the surface. However, the 1150 °C
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anneal still left some Silica grain boundaries and this resulted in higher leakage 
currents at +/-10 volts DC.
Jaussaud et al [46] reported the creation of buried Oxide layers in Silicon by 
implanting 0 + ions at 3 x 1018 ions/cm2. They observed threading dislocations at a 
concentration of 1010 per cm2 in the top layer of Silicon, as well as Silica precipitates. 
The latter were mainly removed by annealing at 1150 °C for two hours, this 
increasing the size of the Silica layer and the authors concluded that a much lower 
dose would have sufficed.
Celler et al [27] reported a 1405 °C irradiative anneal which almost took the Silicon 
back to its melt temperature of 1412 °C, which removed both defects and Silica 
precipitates untouched by lower temperature anneals. This resulted in a single 
crystalline homogeneous Silicon layer with sharp interfaces.
Van Ommen et al [47] and [48] and Stoemenos et al [49] had worked on Silica 
precipitates in buried Oxide layers and concluded that there was an effective method 
of Silicon interstitial migration during implantation which must be athermal.
Also Van Ommen et al [47] observed the creation of a Silica super-lattice with time 
invariant beam current as this had the virtue of almost zero threading dislocations (as 
observed by transverse electron microscopy) in most of the Silicon over-layer with 
some remaining near to the buried Oxide layer surface, obviously this would be a 
matter of interest if the utmost purity were required in the mono-crystalline over layer. 
Performing the same experiment but with a time variant beam current did not result in 
the formation of a super-lattice.
Olego et al [26], using Raman spectroscopy (by shining 413.1 nm laser light into the 
uppermost Silicon over layer of Silicon on Silica structures and observing the varying 
red Stokes shifts in the Raman spectra), found tensile strains between the various 
layers in re-crystallised Silicon layers (annealed after implantation), which they 
attributed to the Silica precipitates. The degree of strain varied from maximum in the 
as-implanted state decreasing with anneals at 1100, 1200, 1300 and 1405 °C (lamp 
annealed) with the Silicon annealed at the latter temperature being virtually 
indistinguishable from virgin Silicon. From the Stokes red shifts, strains of 11.3 kbar 
were found in the sample annealed at 1100 degrees, 3.3 kbar at 1200 degrees and 1.5 
kbar at 1300 degrees, with zero in the lamp annealed sample (1405 degrees).
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Duncan et al [50] studied Silicon on Insulator (SOI) using photoluminescence (PL), 
and found that etch pit counts and defect concentrations decreased with increasing 
anneal temperature up to 1275 °C. Photo Luminescent defects in SOI are similar to 
those in Czochratslci grown, and plastically deformed Silicon.
Narayan et al [51] found that by implanting at optimum substrate temperature (475- 
540 °C) and subsequently annealing at 1300 °C for 3-6 hours, dislocation densities in 
the top Silicon layer could be minimised to about lOVcm2.
Reeson [52] found that Oxygen implanted into Silicon above a critical value which 
can be defined as that for which the maximum concentration of implanted species 
achieves a volume concentration appropriate to the stoichiometric compound and 
forms Silicon Dioxide. The value required depends on the ion species and target 
material and for 200keV atomic Oxygen implants into Silicon is 1.4 x 1018 ions/cm3 
and forms stoichiometric Silica whereas Nitrogen implantation results in the 
formation of a non stoichiometric impurity rich layer. Redistribution occurs after 
annealing to give stoichiometric end products, but different rates of redistribution 
apply for Nitrogen or Oxygen. The crystallinity of the silicon over layer is restored by 
annealing for both Nitrogen and Oxygen implanted buried layers. With Oxygen this is 
caused by precipitate dissolution whereas with Nitrogen it is caused by defect 
annealing and re-crystallisation.
Bussmann et al [23] confirmed the implantation and annealing parameters i.e. Oxygen 
doses at 0.4, 1.8 or 2.2 x 1018 atomic Oxygen ions/cm2 with an implantation 
temperature of 500 degrees C. and annealing at 1300 degrees C. for up to 5 hours or 
1350 for 4 hours. Also they achieved total dielectric isolation of the top Silicon layer 
by enclosing it in Silicon Dioxide and they demonstrated very well the progressive 
absorption of the lower Silica islands with progressive annealing temperature and 
time to give a smooth and linear lower Silicon Dioxide surface.
Blake [24] pointed out that the structure resulting from a high dose Oxygen (1018 
ions/cm2) implant depends strongly on the dose and energy of the implant and the 
temperature of the wafer during implantation. His report gave a good historical 
overview of oxygen implantation into silicon as well as annealing and a good account 
of optical annealing. Figure 4 shows a transmission electron microscope image of a
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cross section of a Simox wafer showing from the top the silicon over layer, the buried 
oxide layer and the silicon substrate.
Figure 4: Shows a Simox XTEM cross section with the silicon over layer on top 
and BOX (buried oxide layer) in the middle and substrate underneath [24].
As Oxygen is implanted the dose builds up to the solubility limit, and any further 
increases result in the formation of islands of Silica which are initially disconnected. 
These islands may form at the surface (lower implant energy -  at about 30-40 keV) or 
below the surface (higher implant energy e.g. about 200keV for buried layer). Indeed 
implantation was initially envisaged for replacing thermal Oxidation of Silicon since 
implantation gives far greater control of doping. Performing the implant at 500 °C 
gives heating during implantation, and with a surface implant it is possible that solid 
phase epitaxy will help restore the original silicon crystallinity, which is not possible 
in buried Oxide formation in a process such as the formation of SIMOX. A good 
discussion of optical annealing is provided in this paper, demonstrating that it is 
superior to furnace annealing at 1300 °C if it is available. The author also reports that 
Silicon tubing was implemented in the first commercial implanters to reduce metal 
contamination, that threading dislocations could be reduced by several implant and 
annealing steps, and that channelling (in this case in SIMOX) was reduced by the use 
of a chopper wheel to minimise beam waggle. Ion selectivity is very important in the 
implantation apparatus as, for example, two layers could be formed with Oxygen: one 
for atomic Oxygen ions and a separate layer for molecular Oxygen ions since they 
would have different penetration depths for the same energy, one being twice as 
massive as the other.
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Summary and Conclusion
Oxygen implantation into Silicon is a well established means of forming S1O2 layers 
in silicon. The majority of the work has been carried out for buried layers to develop 
SOI substrates such as SIMOX.
However, significant work also exists related to surface implants. Initial work with 
surface layers was dogged by problems with dosage, implantation temperature and 
beam current variation. However, later work produced good quality layers if these 
parameters were carefully monitored and kept at the right level. Buried Oxide layers 
always have a problem with threading dislocations and even the best work [26, 27] 
still gave a level of KY /cm2 in the bottom third of the Silicon over layer, which may 
not be a problem for Mosfet designers but would conceivably cause problems for 
Silicon Photonics for example increasing absorption/scattering problems in rib 
waveguides and affecting the refractive index. This would be at least one of the 
reasons for the prevalence of Smartcut in Silicon Photonics [20].
Surface layers of Silica can readily be created in Silicon using, for example, a dose of 
1.6 x 1017 ions of O per cm2 to give a layer depth of 75 nm at 20 keV energy as 
shown in the Suspre ™ simulation in figure 5 [53, 54].
Peakat70nm 1430iun
0 50 100 150 Implantation Depth nm
Figure 5 shows a plot of oxygen implantation into silicon (20 keV and 1.6 x 1017 
ions/cm2 Suspre T>1 simulation.
27
2.3 DEVICES IN INTEGRATED OPTICS WITH RELEVANCE TO 
BRAGG GRATINGS IN SILICON ON INSULATOR TECHNOLOGY.
2.3.1 BRAGG GRATINGS.
Bragg Gratings were first described by Sir William Lawrence Bragg approximately 
one hundred years ago. Periodic structures of the order of the wavelength of the 
diffracting electromagnetic radiation cause changes in the amplitude and phase of an 
incident beam in accordance with Bragg’s Law. Bragg’s Law refers to the simple 
equation:
NA,=2dsin(0) (1)
Where X is the wavelength of the light, which is incident at an angle 0 on crystal 
lattice planes of spacing d. This was derived by the English physicists H.Bragg and 
his son Sir W.L.Bragg in 1913 to explain why the cleavage faces of crystals appear to 
reflect X-ray beams at certain angles of incidence, and brought together much 
thinking about the nature of crystals and lattice planes and the effects thereof on 
incident electro-magnetic radiation.
Bragg’s law is used to determine the structure of a crystal by the angles of the beams 
of light refracted from it. This observation is an example of X-ray wave interference, 
commonly known as X-Ray Diffraction (XRD), and was direct evidence for the 
periodic atomic structure of crystals which had been postulated for centuries. The 
Braggs were awarded the Nobel Prize in physics in 1915 for their work in determining 
crystal structures beginning with Sodium Chloride, Zinc Sulphide and Diamond. 
Although Bragg’s law was used to explain the interference pattern of X-rays scattered 
by crystals, diffraction has been developed to study the structure of all states of matter 
with any beam, e.g., ions, electrons, neutrons, and protons, with a wavelength similar 
to the distance between the atomic or molecular structures of interest. Various 
diffraction orders are created by the constructive interference and these are given by 
the value of N in Bragg’s Law.
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2.3.2: Wavelength Division Multiplexing (WDM) Systems.
One way of increasing the bandwidth of an existing optical link without modifying 
the fibre is to employ the technique of wavelength division multiplexing. In this 
technique (see figure 6) several different signals are transmitted simultaneously down 
the fibre on carriers of different wavelength: the signals coming from laser diodes of 
different frequency then fed into different modulators (whether amplitude, frequency 
or code modulation). The modulated signals are then combined in the multiplexer 
before sending down the optical fibre. At the receiving end the signals are then 
separated into the different frequency components by the de-multiplexer.
Figure 6 Block diagram of wavelength division multiplexing system.
The main difficulty is in separating the signals at the detector; inevitably, both signal 
loss and a certain amount of cross talk between the signals are experienced. Several 
possible methods of signal separation have been proposed [55] such as the use of a 
prisms or Arrayed Waveguide gratings. Another possibility is to use a diffraction 
grating to produce the same effect. Kintalca et al [57] have fabricated an optical 
waveguide demultiplexer for two-wavelength channels from guided waves to free 
space waves. The waveguide demultiplexer consisted of two types of gratings, i.e. 
Guided Mode Selected Focussing Grating Couplers and Different Guided Mode- 
Coupling Distributed Bragg Reflectors (GMS-FGCs and DGM-DBRs). The
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wavelength demultiplexing with 5nm spacing was experimentally demonstrated. 
Experimental work is being continued to improve device performances such as output 
efficiency, wavelength selectivity and propagation loss. An add-drop multiplexing 
device is also under study [57]. This work is not done in SOI and could not easily be 
transferred to SOI without the provision of high quality relevant Bragg Gratings but 
nonetheless proves how extremely useful this technology is and especially at a time 
when on chip WDM technology is becoming necessaiy to avoid information pile-up 
between information processing and storage “nodes”. It is exactly this sort of 
application that makes the provision of quality Bragg diffraction gratings a matter of 
interest to optics designers. Wavelength Division Multiplexing (WDM) operates on 
the principle of combining different optical wavelengths of light and sending these 
down an optical fibre. Obviously if N (c.f. figure 6) different wavelengths are 
combined (multiplexed) at the sending end and de-multiplexed at the receiving end 
the bandwidth is increased by a factor of N [58]. Dense Wavelength Division 
Multiplexing (DWDM) was developed with a capacity of 64 to 160 parallel channels 
at 50 or even 25 GHz intervals and spacing of the order of nanometres. Coarse 
Wavelength Division Multiplexing (CWDM) comprises up to 18 wavelengths in the 
range 1270 to 1610 nm spaced by 20 nm [59].
2.3.3 FABRY-PEROT EFFECT AND APPLICATIONS
The Fabry-Perot phenomenon is based around the provision of two planar mirrors 
with a transparent medium between for example the Helium Neon laser with the gas 
in a container, and external optical excitation and a silvered/semi silvered mirror to 
provide the 633nm output. (What is a matter of considerable interest to silicon 
photonics engineers is the development of a silicon laser. The usage of a 100% 
reflecting Bragg grating at one end of a rib waveguide and the partial reflecting Bragg 
grating at the other end provides a part of the solution, but the rest is the stuff of 
Nobel prizes). This creates a situation where only light which has a wavelength which 
is an integral dividend of the spacing between the mirrors resonates: all other 
wavelengths decay in the cavity. In SOI (Silicon on Insulator) these mirrors may be 
replaced by Bragg Gratings since a Bragg grating is a filter/reflector and can be used 
in a Fabry-Perot and hence many of the following devices may be replicated in SOI.
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Over the last 40 years or so a number of devices have been proposed using this 
technique: not just in terms of lasing but also in terms of interferometers and filtering 
where only the correct wavelength of light constructively combines in the 
interferometer or only the correct wavelength of light traverses the filter. These 
devices are a matter of interest in terms of SOI since like the Distributed Bragg 
Reflector (DBR: [60]) they may possibly be analogized by Bragg Gratings in the 
place of the mirrors and semiconductor material in the place of the cavity filling. Also 
if the Bragg Gratings could be tuned in terms of frequency response then the laser, 
interferometer or filter could be of a variable nature yet further increasing its 
usefulness. Bragg Gratings in SOI are a plausible solution to this technological 
challenge. Two possible techniques exist for the tuning of variable Bragg filters one is 
to thermally control the gratings in which case a flat surface would be helpful in terms 
of heat transfer and the second is electrical as proposed by Cutolo et al [61]. Although 
the latter is only a theoretical treatment simulated in Medici ™ and could do with 
experimental verification. Some interferometric applications are described in the 
following although it should be said that the fundamental effect of the Fabry-Perot is 
to act as a filter and again the Bragg Grating has the same function so many analogues 
should be possible.
(a)
Micrometer
Ge Pin Diode
Figure 7 (a) Fibre coupled Fabry-Perot interferometer [62] and (b) industrial 
usage thereof by way of VTT ELECTRONICS [62]
1536 1539 1540
Wavelength (nm)
Ferrule
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The Fibre coupled Fabry-Perot interferometer (FCFPI) shown in figure 7a) consists of 
a single mode fibre mounted within a connector ferrule [62]. The end face is polished 
and a broadband multilayer dielectric reflection coating deposited by vacuum 
evaporation. The cavity is tuned by moving the fibre end axially using a piezoelectric 
electromechanical transducer. A cavity gap of 6 micron produced a FWHM line-width 
of 5nm, a FSR (free spectral range) of 180nm at 1.5 micron and etalon finesse of 37. 
To tune the pass band over the FSR, the cavity gap is changed by only half a 
wavelength. Its main limitation is the degradation in performance produced by the 
divergence of the beam in the optical cavity. An example of industrial use is given in 
figure 7b) showing a tunable laser module, and single mode tuning from 1533nm to 
1547nm by changing the piezo-electric voltage from 60 volts to 24 volts respectively. 
To enable investigation of cascaded FPI, micro-optic bulk FPI devices have been 
developed [63] and these offer many advantages over the single stage FPI such as 
improvement in cross talk performance, lower insertion loss and higher finesse.
Figure 8 Micro-optic Fabry-Perot interferometer [641.
Figure 8 shows a micro optic Fabry-Perot interferometer (FPI): the incoming fibre is 
terminated by connector components and coupled to a collimated optimised rod lens 
[64, 65]. The light then passes through the FPI and is coupled to the outgoing fibre by 
means of a second rod lens with a piezoelectric actuator controlling the F-P gap.
This device offers a tuning range between 1.25 and 1.53 micron with FWHM line 
width of 4.7nm. SOI alternatives offer cheaper, more reliable solutions.
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2.3.4 BRAGG GRATING TUNEABLE FILTERS
(a) Fibre Bragg Gratings
For more than ten years Fibre Bragg Gratings have found increasing applications in 
Wavelength Division Multiplexing (WDM) communications systems [66, 67]. They 
help stabilise diode lasers and provide channel filtering for add-drop modules [67]. 
An optical Fibre Bragg Grating can be made by producing periodic variations in the 
fibre refractive index along a short section in the core of an optical fibre (often this is 
done by the usage of photo resist and exposure to a high output laser e.g. the excimer) 
[66]. This phase grating acts as a band rejection filter, reflecting wavelengths that 
satisfy the Bragg condition. The first demonstration of fabrication of narrowband high 
reflecting Bragg Gratings by Hill et al in 1978 [68] with the writing of gratings within 
fibres has attracted considerable interest. By utilising the sensitivity of the grating 
wavelength to strain and thermal changes, it can be used to realise sensors and 
narrowband tuneable optical filters [69-72]. However, the low temperature sensitivity 
of 0.0125nm/°C [71] severely limits the tuning range. Compressive Bragg grating 
tuneable filters [73] actuated with a linear motor have been realised by taking into 
account the good stress and strain properties of Silica optical fibres and the fact that 
Silica is 23 times stronger under compression than under tension. Tuning ranges of up 
to 32nm have been reported but the tuning speed was limited to a few seconds [75]. In 
1997, Iocco et al [74] improved the tuning speed into the millisecond region by 
compressing the Bragg grating with a piezoelectric stack actuator. A tuning range of 
15nm and a settling time of less than 2ms were obtained at a wavelength of 1550nm. 
Such a device is of potential use in wavelength multiplexing or as a wavelength 
selective filter where tuning speed is crucial. High finesse fibre Fabry-Perot 
interferometers, (FFP) provide ultra high selectivity but their spectra are periodic in 
frequency, so the number of supported channels in a WDM line is proportional to the 
Free Spectral Range (FSR). Fibre gratings provide a true band pass filter but their 
band pass selectivity is generally lower than that attainable with FFPs. These 
limitations can be solved using a structure that combines the selectivity of the FFP 
and the band pass nature of a fibre grating as was theoretically described in [75] by 
Capmany et al. The first experimental demonstration of the filter operation is
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presented [76] and a range of tuning of several hundreds of Gigahertz can be achieved 
by using a combination of coarse and fine tuning stages, achieving a maximum tuning 
range limited only by the thermal stability of the grating. Betts et al demonstrated a 
variable finesse Fabry-Perot Interferometer using Bragg gratings. This was a very 
sensitive instrument although this is only viable for fibre optics [77].
(b) Bragg Gratings in SOI.
An alternative implementation of Bragg gratings is their incorporation into Silicon 
waveguide structures. In the published literature relating to Silicon, Bragg Gratings 
are either configured as high reflectivity periodic structures used to improve Fabry- 
Perot cavity finesse [76] or as part of a hybrid p-i-n modulator which is used to vary 
the Bragg wavelength and hence the intensity of the propagating light [73].
Figure 9 schematic view of the fabry-perot grating waveguide modulator [78|.
In figure 9 is shown the classic Fabry-Perot cavity but with Bragg reflectors in the 
place of conventional mirrors. The application of potentials to the source, gate and 
drain electrodes will change the cavity characteristics and cause modulation. The 
authors found that cascading several modulators improved the reflectivity.
As demonstrated by Liu and Chou [78], twelve trenches of Bragg reflectors showed 
almost unity reflectivity over a 120nm range, centred on I300nm, for a cavity length 
of 18.3 micron. The usage of Bragg reflectors to increase the finesse of a Fabry-Perot 
cavity greatly reduces the modulator size, leading to faster modulator operation. The 
proposed modulator can also be used as a tuneable spectral filter with a much 
narrower resonance peak and larger intensity modulation.
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Cutolo et al [61] have proposed and modelled a pin diode Bragg reflector integrated 
into a SOI (Silicon on Insulator) waveguide, with a response time of 12 ns and 
operating power of 4mW for a 50% modulation depth. Amplitude modulation is 
achieved by carrier injection changing the refractive index of the guiding layer.
The design of a tuneable filter with the integration of Bragg gratings on a SOI wave 
guide is very flexible as the reflectivities of the Bragg reflectors can be easily 
controlled by the number of etch trenches and trench depth [61]. This offers 
significant advantages over competing technologies such as fibre: facilitating the 
possibility of mass production and utilising established Silicon technology and has the 
potential for subsystem integration.
In figure 10 we see the schematic of a Bragg waveguide modulator: when potential is 
applied to the p and n contacts the refractive index of the guiding layer is changed by 
way of carrier injection. This then shifts the peak reflectivity of the Bragg mirror to a 
different wavelength. The longitudinal and transverse sections are shown in figures 11 
and 12 and the simulation was run in Medici ™
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Figure 11 Longitudinal section of Figure 11 [61],
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Figure 12 Transverse section showing contour lines of equal optical field strength
[61].
ARRAYED WAVEGUIDE GRATING TUNEABLE FILTERS
In 1999, Toyoda et al [79] developed a tuneable filter using polymer-Arrayed 
Waveguide Grating (A W G ) demultiplexers with a tuning range of lOnm around 
1550nm. Unfortunately the wavelength tuning range is limited and the response is 
slow due to the slow response time of the Peltier type heater that was used. The same 
authors improved the tuning range to 20nm and response time of 2-60ms, a cross talk 
of <-30dB by implementing two different heating structures that allow forward and 
backward tuning [80]. The structure that they came up with is shown in figure 13.
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Figure 13 layout of optical phased array with the heaters on the top [80|.
A  Thermo-Optic wavelength tuneable filter in S ilica on Silicon has been 
demonstrated using a sim ilar phase shifter [80]. The tuning range was about 6nm 
because the inherent thermo-optic coefficient of S ilica  (4.5 x 10'6/K ) [81, 82] is 
smaller than that of polymer (-1.6  x 10'4/K ) [79]. Trinh et al [83] had demonstrated 
A W G  multi / demultiplexers in SO I. This device has successfully demultiplexed 4 
wavelengths centred 1.9nm apart at 1550nm, cross-talk to neighbouring channels was 
less than -22dB, insertion loss was below 6dB for all channels and a T E -T M  shift of 
less than 0.04nm was demonstrated. Recently, Pearson et al [84] have presented 
theoretical and experimental results detailing the design and performance of A W G  
demultiplexers fabricated in SOI. The authors have emphasised that polarisation 
birefringence can be removed by an appropriate choice of the SO I ridge waveguide 
width to height ratio [84]. Reactive Ion Etching (R IE) is more a favourable fabrication 
technique compared to chemical etches because it can produce the precise geometry 
profiles required for producing a waveguide with zero birefringence. However, ridge 
waveguides fabricated by R IE  may suffer from sidewall roughness if  care is not taken. 
As reported in previous work [85], this sidewall roughness can cause very high losses 
in small cross section waveguides.
ELECTRONICALLY SWITCHABLE BRAGG GRATINGS
A  recent development in the field of Bragg gratings is the Electronically Switchable 
Bragg Grating [86] this depends on the configuration of a Bragg grating in 
Holographic Polymer Dispersed Liquid Crystal. A  composite electro-optical [87] 
medium of this nature is called a Holographic Polymer Dispersed Liquid Crystal (H - 
P D LC ). Since H -P D L C s contain liquid crystals exhibiting an electro-optic effect, their 
periodic structure can be altered or turned on or off by the application of an electrical 
field. Under these conditions H -P D L C s  are generally referred to as Electronically
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Switchable Bragg Gratings (ESB G s). A  schematic of E S B G  operation is shown in 
figure 14 and shows the core, cladding, H -P D L C  layer, switchable Bragg gratings, 
diffracted photon beams and the electrodes used for control.
Figure 14 ESBGs can provide a platform for various WDM functions [861.
E S B G s can be used in grating assisted planar waveguide Mach Zehnder coupled 
optical add/drop [86] multiplexers / demultiplexers (OADM s). I f  one has a Mach 
Zehnder interferometer with E S B G s in both arms then the resonant frequency can be 
tuned to drop just one channel, if  the gratings are electronically erased then the system 
reverts to an all pass. Due to the symmetry of the device it is correspondingly possible 
to add as well as drop simultaneously by adding in one arm and dropping in the other 
providing the full O A D M  functionality. The placing of additional matched pairs of 
gratings with different resonant wavelengths would permit the O A D M  to drop or add 
several different wavelength channels at once. Channel cross-connecting (i.e. routing 
signals from individual input ports to one or more selected output ports) is a required 
function in communication systems. E S B G s allow this function to be implemented in 
the optical rather than electronic domain, eliminating substantial cost associated with 
electronic to optical conversion. Optical space switching can be implemented using 
E S B G s to generate phase delays in phased array planar waveguide structures to build 
a number of simple switching elements. In summary, liquid crystal replaces fibre 
cladding, a Bragg grating is recorded on the liquid crystal for each wavelength and the 
gratings can be switched on and off.
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Despite these benefits E S B G s are basically slow, the settling time of 50 microseconds 
is likely to preclude faster W D M  applications and the application is unlikely to be 
easily compatible with waveguide based integrated optics (a matter of constant 
concern with optically based SO I is that it should be physically compatible with what 
the electronics SO I designers are already producing) and this may well limit its 
usefulness to sensor applications and other fixed device applications where settling 
time and compatibility were not a matter of the essence. Thus although these devices 
are very versatile and configurable there must still be a need for fast response variable 
Bragg Gratings and it would seem as if  flat ion implanted Bragg Gratings were 
becoming one of the major contenders for the solutions to the vacant positions in 
integrated optics.
RECENT DEVELOPiVIENTS IN BRAGG GRATINGS
Aalto et al [88] fabricated a corrugated Bragg Grating on a SO I rib and enhanced 
reflectance by extending the grating to the shoulder of the rib (wide grating structure). 
Their e-beam writing technique produced some flaws with first order but none with 
second order gratings and their calculation gave extra reflectance peaks due to higher 
order propagating modes (see figure 17).
Although they had problems with first order e-beam the technique is promising for 
higher order gratings in SO I as great quality of documented period is required and 
quality of maintained periodicity also.
However the gratings are corrugated which limits their application and no 
experimental results are given. In figure 15 we see the first and second order grating 
profiles and in figure 16 a schematic of the fabrication.
Figure 15 a) first and b) second order gratings [88].
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Figure 16 processing steps in the grating fabrication and the waveguide [88].
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Figure 17 Aalto’s calculation demonstrated higher order propagating modes i.e. 
single modality had been lost [88|.
Figure 18 wide grating structure [88|.
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In figure 18 we see the structure of the gratings with the grating extending beyond the 
top of the rib waveguide and in the simulation (figure 17) we see the presence of 
higher order modes caused by putting a grating on the top of a rib waveguide.
Banyasz et al [89] produced gratings in glass by ion implantation of Helium  and 
Nitrogen. Photo resist was deposited on the glass surface and used as a mask for the 
implantation as shown in figure 19 in schematic.
:< (jun)
Figure 19 schematic of the implantation [89].
Various dose and ion energies were applied and the effective optical path modulation 
is shown in table 2.
Table 2 the modulation of the optical path produced by the implantation [89].
Number of 
experiment
Implanted ion Energy (keV) Dose (x 10A15 
ions/cmA2)
D  (nm)
1 Helium 500,650,800 100 120
2 Nitrogen 500,800,1160 15 220
3 Nitrogen 1600 40 240
4 Nitrogen 1160 10 180
These contained gratings caused by index change and by surface relief. The surface 
relief was estimated from figure 20 to be 300nm for a 2 micron line width. The 
surface relief was thought to be caused by volumetric changes in the silica or 
sputtering. The gratings could not be used in SO I firstly as silica would be difficult to 
transfer to SO I and secondly a 4 micron periodicity implies function outside the 
telecommunications wavelength range.
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Figure 20 scanning electron microscopy of the grating edge [89],
The gratings were not very shallow due to the small changes in refractive index 
caused by implanting nitrogen into glass. Incorporating into SO I must be a problem 
since glass was used as the basis for the implantation. Ion implantation into Silicon is 
better as this can be done straight into SO I and the change in refractive index is about 
2 for S ilica  creation from a Silicon start. Boehme et al [90] presented laser etching of 
wet S ilica  to create gratings, again although the fabrication is novel, transfer to SO I is 
difficult and the gratings are in re lief Ferguson et al [91] present use of Focussed Ion 
Beam m illing to create gratings in fibres; this technique could be modified to create 
relief gratings in SOI. Florea et al [92] present the interferometric technique using 
photo-resist for grating manufacture: if  this was conjoined with ion implantation 
rather than etching it could create flat gratings in SOI. L i et al [93] by a two step 
exposure process created surface gratings in photo-resist obviously this technique 
could be used to create SO I relief gratings. Moreau et al [94] report the formation of 
Sol-G el gratings by holographic interferometry as shown in the schematic of figure 21 
where the fringes are caused by recombining the light from an Argon laser onto the 
sample.
halfwave plate interferental dihedro
spatial filter
Argon laser -  " if
Figure 21 schematic of holographic setup [94|.
Figure 22 the influence of the refractive index change on the bandwidth. The 
bandwidth is halved when the index change is halved but the reflectance is 
reduced: this is compensated for by the grating repeats (dotted lines) [94].
The gratings give good quality telecommunication band gratings by a matter of 
balancing the bandwidth change with the number of grating repeats as shown in figure 
22. So l-G el is subject to a poor take up in Europe possibly due to wet-chemistry 
fabrication difficulties also unfortunately it is difficult to envisage an easy 
hybridisation with rib waveguide SOI.
Mouroulis et al [95] presented a scheme for creating surface relief gratings by X  ray 
lithography.
B y definition X -ray  lithography can only create surface relief gratings and so from the 
perspective of this project is inadequate see figure 23.
Figure 23 atomic force measurement scan of grating with 20 micron period [95].
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The authors demonstrated gratings of up to 80 per cent efficiency but their results 
only went as far as 1 lOOnm avoiding 1300 and 1550 nm which are the wavelengths of 
significance in terms of telecommunications, also Silicon is opaque below 1200nm so 
on the basis of the present set of results it would be impossible to transfer to modem 
Electronics/Silicon Photonics.
Wiesmann et al [96] designed apodised surface gratings and reported 99.9% 
reflectivity at 1537nm. The apodisation was achieved by varying the grating duty 
cycle and resulted in 20 dB of side lobe suppression outside of 1.36nm. The gratings 
were constructed of a 2 micron thick S iO N  (Silicon Oxy-Nitride) layer grown by 
Plasma Enhanced Chemical Vapour Deposition (P E C V D ) on a thermally oxidised 
Silicon wafer. The gratings were defined by electron beam lithography. Although 
these results are impressive it is not easy to see how the gratings can be transferred to 
usage in all optical networks or in S O I since obviously implantation into a masked 
SO I rib waveguide must be more ergonomic, easier for industry to ‘tool’ up to and 
therefore more likely to receive industrial take-up and therefore more like ly to happen 
in the real world.
L im  et al [97] produced a Bragg grating in Indium Phosphide (InP) with two stages of 
masking: one for the 1 micron waveguide and one for the grating itself. The grating 
was formed out of Reactive Ion Etching (R IE) and they claimed good mark-space 
ratio and periodicity (important for the maintenance of wavelength reflection 
characteristics).
Intriguingly despite claims for the quality of the grating they gave no optical 
measurements or results in their paper, also there was no estimation of the overall 
expense and ease of production of the gratings. This lack o f results precludes 
informed comment but the usage of Indium Phosphide again must be a problem with 
SO I compatibility: as always the bigger picture is vitally important when discussing 
research viability.
Murphy et al [98] reported creating a Bragg reflection filter (by Reactive Ion Etching) 
in SO I by etching an 800 nm ridge in 3 micron Silicon layer to ensure mono-modality 
and further etching a Bragg grating on the surface of the ridge to a depth of 150 nm, 
with a duty cycle close to 5 0 % . Their results gave extra dips in the T E  (Transverse 
Electric) transmission spectrum caused by coupling to leaky modes with a
44
fundamental mode at 1543 nm for a periodicity of 223 nm. So like a F B G  with 
coupling to cladding modes, the coupling to leaky modes for a nominally single mode 
rib situation gives a noticeably loss-prone guide. However, this is one of the first 
successful (and quite recent) attempts to create a narrowband grating in SOI. The 
process itself uses three stages of etching and this may make manufacture somewhat 
difficult and loss-prone and less convenient than a planar surface as is the process 
undertaken in this project.
In figure 24 we see the fabrication process used to pattern the fine-period Bragg 
Gratings on top of the SO I ridge waveguides. Two masking layers are first patterned, 
one on top of the other, to define the gratings and the waveguides.
Figure 24 Murphy’s fabrication process [981.
Fabrication of the grating was as follows (cf. figure 24): two masking layers were first 
patterned one on top of the other, figure 24 (a) grating mask and in figure 24 (b) 
waveguide mask, to define gratings and guides and the device was then formed 
through a series of etching steps [98] c, d and e etching steps and then cleaned and 
polished.
Nishiyam a et al [99] reported the creation of Bragg Gratings by exposing G e-B -SiCb 
(Germ anium -Boron-Silica) glass films from an excimer laser and subsequently 
annealing at 600 degrees for one hour. The annealing reversed the photo-induced 
refractive index pattern and enhanced its thermal stability. The stabilised channel 
waveguide with a Bragg Grating showed diffraction efficiency of 18.0 dB and 18.7
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Figure 25 Nishiyama’s annealing of germanium boron silica glass [99|.
Figure 25 shows this process with the creation of a photo-induced grating (PG) in (a) 
and ultra violet light exposure from an excimer laser in (b) and two stage (c and d) 
thermal annealing. The refractive index in the non irradiated region became higher 
than that of the irradiated one after annealing for longer than 10 minutes in contrast 
with the case before annealing.
Lin Zhu et al applied direct electron beam writing to fabricate corrugated sidewall 
Bragg Gratings in polymer waveguides and demonstrate multichannel pass band 
filters based on a phase-shifted design. They successfully used electron beam direct 
writing to fabricate and then tested and compared with theoretical predictions a 
multiple channel pass band filter in a polymer waveguide with phase-shifted 
corrugated sidewall Bragg Gratings. Although the gratings are not flat and are in 
polymer rather than Silicon this is still a successful implementation of gratings in a rib 
waveguide. The lack of flatness could be a problem and some manufacturing 
difficulties would arise with transferring the design to SO L Also with a grating period 
of 500nm these are not working at telecommunications frequencies. Figure 26 
confirms the quality of the fabrication [100].
(b )  W  exposure through  a  C r  m ask
dB for T E  and T M  like modes respectively. The manufacture is simpler than 
conventional dry etching and may be of use in the area of FB G s but transferring the 
technique to SO I would be difficult.
G o-B -S iO j th in  film
(d )  A n n ea lin g  at 6 00 °C  fo r  20  a h a
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Figure 26 scanning electron micrograph of Lin Zhu’s grating device [100|.
T a ’eed et al [101] reported Bragg Gratings in SO I created by way of Focussed Ion 
Beam milling. In figure 27 we can clearly see the ridge waveguide and the Silicon 
shoulder underneath with the buried Oxide layer and substrate layers respectively.
Figure 27 shows a SEM of the rib waveguide used in Taeed’s work [ 101 ].
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Figure 28 setup a) the focused ion beam milled grating structure b) coupling to 
the grating waveguide and c) measuring the optical grating system [101 J.
In figure 28 we see the experimental set up for Taeed’s work.
In section (a) we see the corrugated grating on top of the SO I waveguide.
In section (b) we see the grating butt coupled to optical fibre.
F inally in section (c) we see the measurement system with a source variable polarizer, 
thumbwheel control alignment system and Optical Spectrum Analyzer.
They provided useful data on mode conversion but their method is likely to be 
expensive, the gratings are not flat and not well suited for mass production.
Jones et al [102] constructed a rib waveguide in Silicon Oxy-Nitride SiO N  which was 
transplanted into a rib waveguide and tested. The purpose was to see if  this gave 
improved thermal resistance as SiO N  has 8 times less thermo-optic coefficient than 
Silicon and compare grating response.
Their result was successful as the purpose of this project is to explore possible 
applications of S ilico n’s noticeable thermo-optic effect, however, the extra 
complexity and presumably expense of the manufacture precludes all but the most 
temperature sensitive SO I applications (e.g. precision temperature sensors and 
temperature stabilisation).
A  schematic for the fabrication is shown in figure 29.
Figure 29 schematic of silicon oxy nitride waveguide integrated into SOI [ 102].
Canning et al [103] report the creation of 34 dB gratings using direct U V  writing in 
optical guides. These were formed in Plasma Enhanced Chemical Vapour Deposition 
(P E C V D ) grown Germanium doped Silica tri-layers. The results were at the 
telecommunications significant wavelength of 1553 nm. The lack of follow-up on 
their work may be due to expense and fabrication difficulty and inability to transfer to 
areas of technology currently under industrial scrutiny/exploitation.
Subramanian provides an interesting account of grating creation in the sides of a SO I 
rib waveguide by optical lithography to create the guide and e-beam (fig. 30) to form
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the grating followed by reactive ion etching to create the finished article [104]. The 
simulation results and S E M  photographs seem impressive but as they say 4 nm 
deviation in the grating periodicity destroys its reflectivity. No results for grating 
reflectivity were provided due to the non availability of an e-beam system that was 
free of vibration. The lack of flatness in the gratings limits grating variability and 
control and although the fabrication is novel it could conceivably prove difficult and 
expensive in mass production.
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Figure 30 shows the e-beam lithography system used [104].
One conclusion from the work of both Lim  and Murphy is that Bragg gratings are not 
easy to make in SO I by way of etching due to the need for accurate masking and 
etching over a distance of several hundred microns, and the same accuracy 
requirement applies to Focussed Ion Beam m illing [101].
Photonic Crystals
Over the past ten years or so, much attention has been focussed on the development of 
Photonic Crystals (PCs).
Yablonovitch [105] had demonstrated the phenomenon by fabricating holes in a 
crystal structure which came to be known as Yablonovite and also had demonstrated 
that the full vector application of M axwell’s equations gave results that were accurate 
in terms of modelling these devices. Photonic Crystals have two or more likely three 
dimensional arrays of varying refractive index and the combination gives rise to a 
photonic band gap that forbids propagation of a certain frequency range of light [106]. 
This forbidden band gap helps control light and produces unconventional optical
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effects. For example 10 0 %  transmission waveguide bends can be made in Photonic 
Crystals as can waveguide crossings and channel drop filters.
Gadot et al [107] had realised a photonic band gap in graphite and used it to 
manipulate electromagnetic radiation at microwave frequencies. [108] Photonic 
Crystals working in the infra red telecommunications section have only been realised 
in the past few years because of the need for suitable materials and nano­
technological processing techniques. [109] Narrow line width lasers are very 
important in D W D M  (Dense Wavelength D ivision Multiplexing) communications 
and can be fabricated using Photonic Crystals formed from the I I I -V  semiconductors 
or rare earth doped glass and need less threshold current than surface emitting lasers.
Loncar et al [110] had designed and made a Silicon Photonic Crystal optical 
waveguide which is of interest since it may be incorporated in SO I and is functional at 
telecommunications frequencies and exhibits no loss.
Maystre [ 1 1 1 ]  had created a Photonic Crystal diffraction grating with efficiencies 
approaching 10 0 % . The curves of grating efficiency for the s polarisation show a 
shape that is comparable to classical gratings; however, the curves for the p 
polarisation are inferior. These results are not at telecommunications frequencies and 
it is hard to see how the work could be harmonised with SO I at the relevant 
frequency.
Yo ko i et al had succeeded in reducing the off centre peaks in a waveguide based 
Photonic Crystal diffraction grating by means of apodisation [112]. However, the 
same comments with respect to ease of manufacture at telecommunications 
frequencies apply (see below). Their work nonetheless represents an attempt albeit 
initial to harmonise P C  applications with SO I and is of interest for this alone.
A t first sight of the PC literature it might seem that Photonic Crystals could sweep the 
board in optical electronics but this is questionable due to the cost and difficulty of 
manufacture since nanotechnology is required to construct components at infra red 
telecommunications frequencies. A  second problem would be the seeming difficulty 
of integration of Photonic C iystal elements compared with SOI. Also I I I -V  and Rare 
Earth doped glass can be difficult to machine making production of components that 
use these compounds both difficult and expensive. Since initial tooling, setup and 
investment funding are ve iy  important considerations for industry and the future
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success of Silicon Photonics is assumed to rest on cooperation between academia and 
industry these are ve iy important matters. A  further problem is the need to hybridise 
with SO I for future research and development. However, i f  this need is addressed 
things like 90 degree bends with no loss could begin to appear in the SO I world. 
F in a lly  and of some relevance to this project it is unlikely in the foreseeable future 
that Photonic Crystals w ill be able to supply an alternative to Bragg Gratings in SOI.
Su m m ary and Conclusion
It has been my purpose to show in this part of the report the usefulness of Bragg 
Gratings not only from the perspective of current applications but also the possibility 
o f further applications with respect to achievements with Fabry-Perot technology (i.e. 
in terms of lasers, interferometers and filters: the provision of a Bragg reflector in the 
place of a plane mirror and the provision of a semiconductor filling for the Fabry- 
Perot cavity). Alternatives to Bragg Gratings in SO I have been considered with 
critical comment to the present state of the art. The future of SO I looks good: not only 
is it used in modem radiation hardened, low leakage and stray capacitance CM O S 
electronics but also its low power dissipation under high integration may well mean a 
bigger share of the overall consumer market especially with new techniques such as 
sSO I becoming more commercially applicable. The use in photonics makes the 
possibility of hybrid optical electronics systems more feasible. Also recent 
developments in stimulated Raman emission bode well for optical amplification and 
lasing and with the ve iy  recent emergence of narrow band Bragg Gratings in SO I 
making the future of A ll  Optical Networks based on SO I seem that much more 
possible.
T h u s the current conclusions on Bragg gratings are:
(1) Bragg Gratings are well established as Wavelength D ivision Multiplexing
components.
(2) Bragg Gratings are relatively difficult to make in Silicon on Insulator due
to the need for ve iy accurate etching over a very short grating period.
(3) I f  it is possible to create a more or less planar grating surface on the top of
the rib o f a SO I rib waveguide variable thermal tuning could be 
accomplished with the use of a control feedback heater to give a variable 
frequency Fabry-Perot effect.
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3  T H E O R Y
3 .1 Bragg G ratings
The original diffraction gratings were hairs strung between two finely threaded 
screws, later in the nineteenth century diffraction gratings were formed by the fine 
ruling (to the order of the wavelength of light) of glass using a diamond cutter. White 
light hitting the diffraction grating is split into its component colours by diffraction 
through the grating: different wavelengths combining constructively at different 
angles to create a multi-coloured effect as the observer moves.
Bragg Gratings are formed by the different layers in a crystalline structure reflecting 
incident light and the angles of constructive reflection w ill give information about the 
crystal lattice planes.
Other areas where gratings are used are in telecommunications in wavelength division 
multiplexing where their ability to split and recombine the different optical 
wavelengths can be used to send several optical signals down one fibre optic link.
Bragg's Law  can easily be derived by considering the conditions necessary to make 
the phases of the beams coincide when the incident angle equals the reflecting angle 
(following the approach of Stonybrook [113]).
The rays of the incident beam are always in phase and parallel up to the point at 
which the top beam strikes the top layer (see figure 31 overleaf). The second beam 
continues to the next layer where it is reflected. The second beam must travel the 
extra distance A B + B C  if  the two beams are to continue travelling adjacent and 
parallel. This extra distance must be an integral (N) multiple of the wavelength (X.) for 
the phases of the two beams to be the same:
NX, =  A B + B C  (2)
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Fig u re  3 1 deriving B rag g ’s law  using reflection geometry [113 ].
The lower beam must travel the extra distance (A B + B C ) to continue travelling 
parallel and adjacent to the top beam.
Recognizing d the interplanar spacing as the hypotenuse of the right angle triangle 
formed by B A z, we can use trigonometry to relate d and 0 to the distance (A B +B C ). 
The distance A B  is opposite 0 so,
A B =d sin  (0) (3)
Because A B = B C  equation {2} becomes,
N X = 2 A B  (4)
Substituting equation {2} in equation {4} we have,
NA. =2dsin(0),
And Bragg’s law has been derived.
B y  a sim ilar argument the Bragg wavelength XB can be expressed as 2neffS, where S is
the periodicity of the Bragg Grating and neff is the effective Refractive Index of the
propagating wave.
Bragg Gratings are already in use, written in photosensitive fibres as a periodic 
Refractive Index variation. A ll fibre devices have low insertion losses but if  cost 
efficiency, size reduction or separation of several wavelength channels is important 
then Bragg Gratings in SO I offer an attractive alternative.
A s Silicon has a high Refractive Index (about 3.5) it makes for the possibility of 
creating smaller grating components than is possible with Fibre Bragg Gratings.
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The propagation of optical modes in periodic corrugated 01* implanted waveguides can 
be analysed accurately by using the Floquet-Bloch Theory [114 , 115 ]. I f  the depth of 
the corrugations is much less than the waveguide thickness (in this case 
approximately 50nm in a 1.5 micron waveguide), Coupled-Mode Theory (CM T) is 
widely used for the analysis of waveguide gratings. The derivation of Coupled Mode 
Theoiy equation follows the work of Erdogan [116 -118 ] and Othonos et al [67]. We 
start by writing the transverse component of the electric field in the ideal mode 
approximation to Coupled Mode Theoiy as a superposition of the ideal modes (the 
modes in an ideal waveguide where no grating perturbations exist).
E T (x,y.z,t)= 2 m[Am(z)exp(jzpm)+ B m(z)exp(-jz(3m)]EmT(x,y)exp(-jcot) (5)
Where the coefficients A m(z) and B m(z) are slowly varying amplitudes of the mth
mode travelling in the -z and +z directions, (3 is the propagation constant and E mT(x,y) 
the transverse mode field.
d A m/d z=jE q A  q(CTqm+ C Lqm)exp[j(p q-0 ra)z]+£ qB  q(CTqm-C Lqm)exp[-j(P q+  p m)z] (6)
dBm/d z = - jlq A q(C qm-C  qm)exp[j(b q+b m) z ] -S qB  q(C qm-C  qm)cxp[-j(Pq- p m)z] (7)
The transverse coupling coefficient C Tqm between the m and q modes in the above 
equations is given by the following integral:
C Tqm(z)=w /4jf{(A C)(x,y,z)emT(x,y)dxdy (8)
Where A €(x,y,z) is the permittivity perturbation. The longitudinal coupling 
coefficient C Lqm is defined in a sim ilar way to the above transverse coupling 
coefficient C Tqm. The Bragg Grating w ill create a coupling between optical waveguide 
modes and grating regions wherever the difference between their propagation constant 
is equal to:
P q- P  m= 2mr/A (9)
Equation (9) is a well known phase matching condition, when this condition (9) is 
satisfied, the qth and mth mode w ill be resonantly coupled via  the nth Fourier 
component of the periodic perturbation A C(x,y,z) [118]. Let us assume that the 
period A  of the perturbation is chosen that m r/A= approximately 2p q for some integer 
n. The phase matching condition can thus be satisfied by the coupling between the 
mode p q and its reflected mode which has a propagation constant of -p q.
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Let us consider a waveguide with grating section of length L . A  wave with an
amplitude A(0) is incident from the left on the grating section. The boundary
conditions are A(z)=A(0) at z=0 and B(z)=0 at z=L, we obtain the following 
expressions for mode amplitudes [118]
A(z)=A(0)ei(Apz)/2[seoshs(L-z)+j l/2Absinhs(L-z)]/[scoshsL+j l/2sinhsL] (11)  
B(z)=A(0)e'-i<'Apz)/2[-jk*sinhs(L-z)/(scoshsL+j/2sinhsL)] (12)
Where s and A (3 are given by
s= {k*k-(Ap/2)2} l/2 (13)
Ap=2(3 q-n2jt/A  (14)
B y  substituting equation 14 into equation 13, we get
s= {k* k -(P q-k /A ) 2} 1/2 (15)
Since
pq-(-(3q)=2pq=2n7t/A (10)
s= {k2-Sd2}l/2 (16)
W ith 8d being the tuning from the resonant coupling and k is the grating coupling 
strength.
Sd= Pq-n7r/A (17)
=27tlleff[l/A-l/Xd] (18)
This gives the Bragg Condition for the gratings
X'd X-Bragg 2nefrA (19)
Where n=T represents a first order grating.
The fraction of power coupled to the backward propagating mode (-(3q) is called the 
mode reflectivity is defined as
R=|B(0)/A(0)|2 (20)
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And is given by
R=k*ksinh2sL /{s2cosh2sL+(A p/2) 2sinh2sL } (21)
Under phase matching conditions A P=0, the reflectivity R  reaches its maximum value 
according to equation 21
R max=tanh2|lcL| (22)
Such device structures have been realised (cf chapter 2).
In this particular application RSoft Gratingmod ™  was used to provide the simulation 
based on the principles of Coupled Mode Theory.
Firstly the simulator was run in order to provide information about the length of 
grating that would be required for both first order and third order Bragg Gratings and 
it is clear from figures 32 and 33 that the length of grating required for the first order 
is much shorter than the third.
Third order gratings would make problems like masking much simpler, but at the time 
of the project inception all sub micron masking needed to be done v ia  Southampton 
University and so the choice would have had no effect on the project management. It 
is clear that to achieve a first order Bragg grating at 1550nm a period of 228nm is 
required (e.g. via Gratingmod ™ )  it is possible to create a third order grating with a 
period of 684nm.
However, the Bragg reflectors become less efficient at third order and hence a longer 
grating length is required to increase the reflectivity. Thus from figures 32 and 33 a 
length of approximately 4000 micron is required for first order and 100,000 micron is 
required for third order.
In order to make e-beam writing time of an achievable economic nature and in order 
to minimise the chance of errors in periodicity, a ve iy  conservative top length of 1000 
micron was chosen and the gratings required being first order with a nominal period 
of228nm .
The other attraction of choosing the first order gratings is that the diffraction 
efficiency would be optimal ensuring the best quality gratings.
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Length micron
Figure 32 first order grating length simulation, depth=100nm [121]
In figure 32 above we see that the (supposed) ogive curve for first order Bragg 
gratings reaches a plateau at about 4000 microns. Whereas in figure 33 below we see 
that the plateau is only reached at about 100000 microns. In terms of the present 
project such a length would have proved prohibitively expensive in terms of e-beam 
writing cost.
Length micron
Figure 33 third order grating length simulation, depth=100nm [1211
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3.2 Wave guides in SOI
Single mode optical confinement can be achieved in Silicon on Insulator by the 
provision o f a ridge in the top of the Silicon and a buried oxide layer (B O X ) in the 
body of the Silicon and a substrate layer underneath. This is because the change in 
refractive index between the Silicon and Silicon Dioxide is large enough to trap the 
fundamental mode between the ridge or rib and the B O X .
N
M ed iu m  I  
Refractive 
In d s x ^ u l
M ed iu m  2
R e fe jft iv e
Jndgx=n2
Figure 34 d iagram  of Sn ell’s law.
According to Snell’s Law, (as shown in figure 34)
nisin(0i)=n2sin(02) (23)
Where ni and n2 are the indices of refraction for refraction for two different materials 
in contact with each other and 0t and 02 are the angles an incident and refracted ray of 
light make to the normal, respectively.
I f  02=90° and m >n2 then light incident in the medium w ill be totally internally 
reflected for any angle greater than the critical angle, 0C where:
0C=  sin‘ 1(n2/ni) (24)
Thus for a Silicon (ni=3.5) and S ilica (n2= 1.5 ) interface, the critical angle is 24.5°. 
Th is means that Silicon has strong optical confinement when surrounded by a material 
of a much lower index of refraction such as S ilica  or air. Hence, the over layer of an 
SO I structure is a ve iy desirable material for making waveguides with strong optical 
confinement. However, an SO I wafer only intrinsically has confinement in the 
vertical direction, but not in the horizontal, and therefore is not ve iy  useful for 
creating optical devices.
A  two dimensional waveguide, also known as a strip waveguide, can be created 
sim ply by etching away two closely spaced parallel trenches in the over layer. This
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type of waveguide has a serious drawback in that in order to make the waveguide 
single mode; the waveguide’s cross-sectional dimensions need to be of the order of 
several hundred nanometres. This would make coupling light to the waveguide a very 
difficult task.
A  solution to this issue is to create what is known as a rib waveguide. A  rib 
waveguide, pictured in figure 35 (a), is created by only etching partial trenches in the 
Silicon instead of etching down to the Oxide as in the case of a strip.
The result is a waveguide whose cross-sectional area can be much larger than that of a 
strip waveguide and yet maintain the desired characteristic of allowing only one 
optical mode to propagate within it (the single mode condition) [119].
A  simple analysis technique known as the Effective Index Method (EIM ) can be used 
to treat rib waveguides [120].
In figure 35(b) the rib is broken up into three regions. Investigating region 1 first, the 
lower portion is broken up into three regions. Investigating region 1 first, the lower 
portion is Silicon while the upper portion is air.
The Effective Index Method takes the indices of refraction of the Silicon and air 
regions and in effect averages them together. This effect is identical for region 3. The 
result is an effective index of refraction that is lower than the index in region two.
Thus confinement is achieved in the horizontal direction but less so than in the 
situation with the strip waveguide. The mode is less tightly confined and hence the 
waveguide supports fewer modes than a strip of similar dimensions.
region 1 region2 region3
a )  ^ ,con
Figure 35 cross sectional view of a rib waveguide.
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3.3 The Theory of Ellipsometry
Ellipsometry is a non-contacting, non-destructive technique for the measurement of 
surfaces and ve iy  thin films on surfaces using polarised light. No other measuring 
technique is as direct or inherently as precise as ellipsometry: a good quality 
ellipsometer can detect film  conditions of under an Angstrom thick [122, 123].
Ellipsometry is superior to alternate methods of thin film  measurement such as 
reflectometry (which relies on measurements of absolute light intensity) as it rests 
upon the independent determination of two independent parameters, Delta (phase 
difference between the two beams) and Psi (the amplitude ratio of the two beams). 
This then enables the discoveiy of not only the Refractive Index of the film  but also 
its thickness. Also the ratio technique is insensitive to temperature fluctuations as well 
as absolute source intensity variations providing accurate results under varying 
experimental conditions.
Light reflected from a uniform surface is characterised by two reflection amplitudes rp 
and rs, the first for light polarised in the p direction, which is in the plane of incidence, 
and the second for light polarised in the s direction which is perpendicular to the plane 
of incidence.
The ellipsometry method compares the p reflected field with the s reflected field, thus 
eliminating the necessity of measuring separately the incident intensity and the 
reflected intensity (as is the case with reflectometry). In ellipsometry the comparison 
is made by polarising the incident beam so that it has two coherent s and p waves, 
whose amplitude and phase are then altered by reflection. The reflected light becomes 
elliptically polarised. Formally what is measured is the complex ratio of amplitude 
reflectivities for p and s polarised electromagnetic waves
R =rp/rs=Re( R ) +  jlm (  R ) (25)
A s equation 25 suggests the general solution for the measurement of the ratio is
complex and this implies the necessity of computer iteration to obtain the solution.
Fresnel’s equations, usually written in terms of the angles of incidence and 
propagation, can be written
R s-  (qi-q2)/(qi+q2), R p= -(Q i-Q 2)/(Q i+Q 2) (26)
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Where R  is the fraction of the intensity of the incident light that is reflected from an 
interface of two different refractive indices and the subscript s denotes that the electric 
field of the light is oscillating perpendicular to the plane of propagation, sim ilarly p 
denotes that the electric field is parallel to the plane of propagation.
Let qi be defined as the normal component of the wave-vector in the incident medium 
labelled 1. A  sim ilar definition applies for medium 2. Also:
Q i-q i/n i2 (27)
A n alternative notation is often used wherein
R =rp/rs=p=tan (\j/)exp (jA) (28)
Where p is the length of the vector jo in ing the origin and the point r in the complex 
plane, and A is the phase angle, measured from the positive real axis. Thus 
ellipsometry measures a phase quantity A as well as an amplitude ratio \|/. These can 
be directly inverted into the optical constants of the material and this transform is 
given in equation (29) below.
e = e ,+ je 2=n2=  {n + jk }2=sin  (<p)2[ 1 +tan(<p)2{(1 -p)/( 1+p)}2 ] (29)
Where (p is the angle of incidence and p is as equation 9, C  is the dielectric
permittivity of the film  layer and k  the complex component of n the refractive index.
I f  we define
ii=J[dz(e-e,)(e-e2)/e] (30)
Where r| is the first order change in the reflection properties, then the Im( R  ) at the 
Brewster angle is given by
im ( r  ) =7t/x.ii(ei+e2)i/2/( e 1-e2) (3 i)
For non-absorbing media ij is real and gives a measure of the film  thickness. 
Ellipsometry does not directly measure film  thickness or optical constants, it measures 
\|/ and A. To extract usefiil information about a sample, it is necessary to perform a 
model dependent analysis of this data.
This is done in the V A S E  (Variable Angle Spectroscopic Ellipsometry) programme 
[122].
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First, data are acquired covering the desired spectral range and angles of incidence. A  
model for the optical structure of the sample is then constructed. For example, this 
may include a substrate and a single film  on top or multilayer structures.
Second, the Fresnel equations along with the assumed model are used to predict the 
expected \|/ and A data for the wavelength and angles of incidence chosen.
A s an example consider a S ilica  film  on a substrate. To model the dispersion in index 
of refraction, a Cauchy formula [122, 123] is used to calculate the S ilica  refractive 
index as a function of wavelength.
11 =  A+B/Ar+C/A,4, k (1) =0 (A,=wavelength) (32)
Once the Psi and Delta information is received from the ellipsometry the programme 
iterates around values of A  and B (and i f  required C) and the thickness of the S ilica 
layer to give a dynamic indication (via the Cauchy formula [122, 12 3 ])  o f the S ilic a ’s 
refractive index with respect to frequency and the best fit thickness.
3.4 How  the Ellipsom eter W orks
The ellipsometer has several different designs governing its operation. The University 
of Surrey Ellipsometer [124] worked on the principle of light derived from an 
incandescent lamp. This light is selected in the region of 400nm to lOOOnm 
wavelength, by means of a prism and a collimator. It is then directed through a 
polarising analyser (basically a polarizer) and then reflected off the sample. Linearly 
polarised light, when reflected from a surface, w ill change its state to elliptically 
polarised because of the presence of the thin layer of the boundaiy surface between 
the two media. B y  means of the Fresnel formulae the optical constants o f the layer can 
be determined. The reflected light then passes through another polarizer and is then 
detected via a variable slit and a multi-element diode array detector. Changing the 
orientation of the polarizer and analyzer it is possible to view all states of the sample, 
positive, negative and intermediate and values for Psi and Delta are obtained for 400 
to lOOOnm. Psi and Delta derive from equation (9) where the ratio of the complex 
reflectance for the perpendicular and parallel polarisations is defined as the product of 
tan (psi) and exp (jdelta), thus Psi is the ratio o f their magnitudes and Delta is the
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difference in their phase. Once these sets of results are obtained the W V A S E 3 2 ™  
(Variable Angle Spectroscopic Ellipsometry for windows copyright J.A.W oollam Co. 
Inc. [122]) programme provides a computer fit for the Psi and Delta to give an amount 
for the refractive index and thickness of the film.
3.5 Ion Implantation
Introduction
For performing ion implantation atoms or molecules are ionised (commonly by the 
application of an alternating radio frequency field which has the effect of stripping the 
electrons from the molecules creating a plasma and the positively charged ions are 
accelerated in an electric field out of the ion source). They are then accelerated in an 
electric field (extraction grid see the schematic figure 36) and purified by a mass filter 
and energy filter (basically only the ions of the correct mass perform the correct 
circular motion under a magnetic field and these are the ones selected at the aperture) 
and implanted into the target material. A  wide variety of combinations of target 
material and implanted ions are possible. The energy of the implanted ions can vary 
between several keV and several hundred keV. The range of the implanted ions in the 
substrate depends on the mass of the implanted ions, their energy and the mass of the 
substrate atoms, crystal structure and the direction of incidence [136],
G e n e r a t i o n  o f  a n  I o n  B e a m
I o n  
S o u r c e  .
Figure 36 the Ion Implanter [ 142]
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This section is an attempt to display and describe the major components of a high 
current ion implanter. The ion beam implanter is used to alter the near surface 
properties of semiconductor materials. Typical machines used in the manufacture of 
electronic devices use beam energies from 2 keV up to 2 M eV. The implanter 
described here has an energy range from 0.5 keV to 50 keV. The ion source is a Radio 
Frequency (RF) multi cusp ion source to produce the desired ion species. The beam 
then passes through a pre-acceleration section. The bias voltage gives the beam 
sufficient energy to allow selection of the desired species required for implantation by 
a 90 degree dipole analysing magnet.
Figure 37 shows the Vacuum  System [142]
The ion implanter requires a high vacuum system in order to generate plasma and 
transport an ion beam from the ion source through the analyser magnet to the process 
chamber in figure 37 this is shown using three different pumping stages.
The Ion Source has arrays of permanent magnets to produce a multi-cusp magnetic 
field in regions remote from the plasma grid and the R F antenna, for largely confining 
the plasma by lengthening the path of ionising electrons and reducing their drift to the 
walls. The ion source has a chamber which is short in length, relative to its transverse 
dimensions, and the RF antenna is at an even shorter distance from the plasma grid 
which contains one or more extraction apertures. R F electric field coupled into the 
plasma chamber maintains a low pressure (10 ‘2 — 10‘3 Torr) discharge. Positive ions 
are expelled from the discharge by a negatively biased extraction electrode.
The Magnetic F ilte r in an ion source reduces the production of undesired ion species 
and improves the ion beam quality. High energy ionising electrons are confined by the 
magnetic filter to an ion source region where the high energy electrons ionise gas 
molecules. One embodiment of the magnetic filter uses permanent magnets oriented
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to establish a magnetic field transverse to the direction of ions from the ion source 
region to the ion extraction region. In another embodiment low energy 16 keV 
electrons are injected into the ion source to dissociate gas molecules and undesired 
ion species from desired ion species. The mass analysing magnet positioned along the 
beam path between the source and the process chamber deflects ions through 
controlled arcuate paths to filter ions from the beam while allowing certain other ions 
to enter the ion process chamber. The magnet includes multiple magnet pole pieces 
constructed from a ferromagnetic material and having inwardly facing pole surfaces 
that bound at least a portion of an ion deflection region. One or more current carrying 
coils set up dipole magnetic fields in the deflection region near the pole pieces. 
Additional coils help set up a Quadra Pole field in the deflection region. A  controller 
electrically coupled to the coils controls current throughput to create the magnetic 
field in the deflection region near the pole pieces. The analyser magnet is used to 
select the desired ion species. A s the ions travel through the magnetic field the 
magnetic force serves to move the particles in a circular path in accordance with the 
Right Hand Rule.
Here’s how it works: The magneto-static field cannot change the kinetic energy (K.E.) 
of the particles only the direction of their velocity. K .E . =  l/2m v2, the radius R  of the 
circular path is proportional to the velocity of the particle.
R=m  v /  q B (33)
Thus the greater the mass of the ion the greater the radius of curvature and only ions 
of the required mass are allowed through.
Measuring Ion Beam Current: The Faraday Cup [142]
A  Faraday cup, figure 38 [142] is a device for measuring the current in a beam of 
charged particles. In its simplest form it consists of a conducting metallic chamber or 
cup which intercepts a particle beam. A n electrical lead is attached which conducts 
the current to a measuring instrument. Detection can be as simple as an ammeter in 
the conducting lead to ground or a voltmeter or oscilloscope displaying the voltage 
developed across a resistor from the conducting lead to ground. A  bias voltage applied 
either to the cup itself or a repelling grid preceding the cup or a magnetic field is 
usually used to prevent secondary emission from distorting the reading. The design 
can be significantly more complicated when it is necessary to make measurements of
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very short pulses or very high 
thickness of the detector.
energy beams which may not be fully stopped in the
Figure 38 Faraday cup and electrical schematic [I42|
Figure 38 shows a Faraday cup and the schematic of the current measuring system. 
The name of the device is intended to honour Michael Faraday the discoverer of 
electro-magnetic induction, electro-magnetic rotations, the magneto-optic effect, 
diamagnetism. The Faraday cup is arranged in the process chamber and beam line 
corresponding to an ion beam shooting position. For each positive ion that enters the 
Faraday cup an electron is drawn from ground through the current meter to neutralise 
the charge of the ion. The magnetic field stops outside secondary electrons from 
entering and secondary electrons produced inside from leaving.
Charge Neutralisation
As the ion beam is directed into contact with the wafer the wafer charges positively. 
The charging is often non uniform and can create large electric fields at the wafer 
surface (e.g. as much as several hundred volts) and damage the wafer causing it to 
become unsuitable for use as a semiconductor material. In order to neutralise the 
charge an apparatus is provided in which electric charge of opposite polarity to that of 
the charged beam is generated near the wafer surface to neutralise the charged beam 
or build up of electrostatic charge on the surface. There are several different methods 
of accomplishing this.
66
RF Plasma Cell Charging Control:
This is an apparatus for maintaining an ion beam along a beam path from an ion 
source to an ion implantation station where work pieces are treated with the ion beam.
A n ion beam neutraliser is positioned upstream from the ion treatment station and 
includes confinement structure which bounds the ion beam path. A n electron source 
positioned within the confinement structure emits electrons into the ion beam. A n  
array of magnets supported by the confinement structure creates a magnetic field 
which tends to confine the electrons moving within the confinement structure. An 
interior magnetic filter field is created inside the confinement structure by a plurality 
of axially elongated filter rods having encapsulated magnets bounding the ion beam 
and oriented generally parallel to the ion beam path.
This interior magnetic field confines higher energy electrons from leaving the ion 
beam path and permits lower energy electrons to drift along the ion beam.
An Ion beam neutraliser
High energy electrons are directed through an ion beam neutralising zone or region 
containing an ionisable gas. A s the high energy electrons collide with the gas 
molecules they ionise the gas molecules and produce low energy electrons which are 
trapped by a positively charged ion beam. As high energy electrons pass out of the 
neutralising zone they are deflected back to the neutralising zone by a cylindrical 
conductor biased to deflect the high energy electrons and an accelerating grid for 
accelerating the electrons back through the beam neutralising zone.
Electron-beam charge neutralising system
The apparatus includes an electron source for generating an electron beam and a 
magnetic assembly for generating a magnetic field for guiding the electron beam to 
the work piece. The electron beam path preferably includes a first section between the 
electron source and the ion beam and a second section which is coincident with the 
ion beam.
The magnetic assembly generates an axial component of magnetic field along the 
electron beam path. The magnetic assembly also generates a transverse component of 
the magnetic field in an elbow region between the first and second sections of the 
electron beam path. The electron source preferably includes a large area Lanthanum
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Hexaboride cathode and an extraction grid positioned in close proximity to the 
cathode [137].
The apparatus provides a high current, low energy electron beam for neutralising 
charge build-up on the work piece.
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4 DEVICE DESIGN
This section w ill describe the design of a single mode Silicon on Insulator waveguide 
and also the simulation and design of SO I Bragg gratings. Simulation using RSoft 
BeamProp ™  [121] is described and the ideal waveguide dimensions w ill be 
established.
4 .1 Single Mode Operation
W ork done by Thomas Murphy [98] was used as the basis for the design parameters 
in 1.5 micron SOI. A n  etch depth of 800nm was chosen to minimise birefringence and 
the graph in Figure 39 was obtained by running RSoft Beam prop™ [121] and 
checking for the computed mode spectrum. A  series of simulations were run and 
modality found to be minimum at y= 1.3 3  microns vertical height from the top of the 
waveguide.
C o m p u te d  M ode Spectrum
n eff '  n b ar
Figure 39 Beamprop ™  computed mode spectrum on a 1.5  m icron ridge
waveguide [121].
4.2 W A V E G U ID E  D E S IG N
Integrated optics in Silicon has been investigated throughout the last two decades 
[119 , 120]. Several main components of integrated optics include optical waveguides, 
waveguide couplers, optical filters, optical switches and optical modulators. The main
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advantage of integrated optics in Silicon is that the cost of processing the wafers is far 
cheaper than other materials such as I I I -V  semiconductors and Lithium  Niobate. 
Moreover, Silicon is a well studied material; its processing techniques are mature and 
w idely used in the electronics industry. Optical waveguides in Silicon are possible for 
wavelengths greater than 1.2  micron at which Silicon is transparent.
4.3 BRAGG GRATING DESIGN
A ll the work presented here is based on first order Bragg Diffraction Gratings using 
Coupled Mode Theory. Depending on design parameters such as the grating length 
and the magnitude of refractive index perturbation (depth of the grating), the Bragg 
Grating can function as a narrowband transmission or reflection filter or a broadband 
mirror.
4 .3 ! UNIFORM BRAGG GRATINGS
The spectrum in Figure 40 was obtained by running Gratingmod: RSoft ™  simulation 
software for a grating period of 228nm and a grating depth of 50nm. A s well as these 
parameters the waveguide was chosen as 1.5 micron Silicon above a Buried Oxide 
layer of 1 micron and the assumed change in refractive index between the mark and 
space regions of the grating was chosen as from 1.0 to 3.5 i.e. from air to silicon. A  
series of curves were obtained for different grating depths and for example 30 nm 
gave relative reflected power of 0.6 to 0.7 whereas lOOnm gave reflected power at 
about 0.99.
a k @ i 1  . 5 5
I  . 5 4 9  -1 . 5 5 0
W a v e l e n g t h
Figure 40 Gratingmod simulation of reflected power for a 1.5 micron rib 
waveguide with 50nm of grating with refractive index change from 3.5 to 1.5
[1211.
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4.3.2 Simulation
B y  way of introducing the method it would be helpful to explain that Suspre ™  is a 
simulator providing a graphic representation of implantation damage, depths etc. 
based on stored tables of skew Gaussian implantation results.
It can be downloaded from the implantation section of the University of Surrey 
website. Once downloaded and installed click  on the desktop icon and the title page 
opens and with one left mouse c lick  moves to the selection screen.
Select the ion in the case of the surface implant oxygen and the target in this case 
silicon by dragging the elemental symbol to the appropriate position on the selector 
chart. Next select ion flux in the case of the surface implant 10 i7 ions per square 
centimetre and the required ionic energy expressed as kilo electron volts again in the 
case of the surface implant this would be 10.
A ll that is required now is to press the ‘new’ button on the panel and a plot of various 
parameters including implantation range w ill be displayed, select the parameters you 
want to display by way of the selector boxes under the plot area and simply store the 
curves for future report/reference.
The selection screen also has selector boxes for non elemental targets such as glass, 
perspex or silicon nitride.
Sim ulation Results
In figures 41 to 44 we see the reasons for selecting Silicon Nitride as the bulk implant 
masking material: at 10 keV  it gave little difference in terms o f Suspre concentration 
with depth plots by comparison with Gold (which would have required a sacrificial 
layer).
A lso Nitrogen is shown to implant slightly deeper than Oxygen because the ion is less 
massive and tends to implant further into the target for a given energy, see figure 45 
(as Nitrogen could also be used for the implantation), and from figure 41 the Oxygen 
implantation would yield a surface layer at 10 lceV of between 20 and 40 nm. 
Annealing would push this layer nearer the surface due to diffusion and surface 
tension effects on the lower part of the oxide layer [23, 24].
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30 x 1021 ions/cc
Peak at 30 nm
Fig u re  41 oxygen im planted into silicon @ lO ke V  and 10 17 ions/cm 2 [54]
In figure 41 we see the peak of the implant at about 30nm. The depth of the implant 
after annealing might well shrink to 30 to 40nm after allowing for surface tension 
effects that is to say that the lower edge of the oxide layer contracts to leave the 
minimum surface area, also the oxygen tends to diffuse preferentially to the surface 
[23, 24]. In figure 42 we see the implant peak at about 70nm which would provide a 
good depth of grating for investigation.
P e a k , a t  7 0 i t n i
Figure 42 Implantation of oxygen into silicon @ 20keV /1 .6 .1017 ions/cm2 [54]
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Peak at 20nm
Figure 43a) Oxygen implanted into silicon nitride@ lOkeV and 1017 ions/cm2 [54]
In figure 43 a) and b) we see 10/20 k e V  oxygen implantation into Silicon Nitride with 
the upper lim it for the implantation depth at 86nm and the disorder lim it set at 80nm 
in 43 b).
P e a k  a t  4 0 n m  S O m tt
Figure 43 b) Oxygen implanted in Silicon Nitride at 20keV and 1017 ions/cm2 [54]
Thus it would seem from the simulation that a lOOnm layer o f Silicon Nitride would 
suffice as a masking material for Oxygen implantation into Silicon.
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P e a k  a t  2 0 m u  9 2 n m
30 x 10 ions/cc
0 25 50 75 Implantation depth nm
Figure 44 Oxygen in  G o ld  @ 20keV and 10 17 ions/cm2 [54]
In figure 44 we see the upper lim it for Oxygen implantation into Gold at 92nm from 
the x axis limit, however, the usage of Gold would require a S ilica  sacrificial layer 
and for this reason Silicon Nitride was considered superior as it greatly reduced 
manufacturing difficulties.
Peak at 40nm 90n.m
30 x 10 21 ions/cc
O 25 50 75 Implantation depth nm
Fig u re  45 Nitrogen in  S ilico n @ lO ke V  and 10 17 ions/cm 2 [54]
In Figure 45 we see the greater mobility of Nitrogen (as its atomic weight is less than 
Oxygen and therefore for the same kinetic energy must have a higher ionic velocity 
and would require more ‘stopping’ than oxygen ions which is accomplished by means 
of interaction with the silicon atom’s valence band electrons) expressing itself by way
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of greater implantation depth into Silicon. In Figures 46 to 50 we see a progression of 
simulation results (via Gratingmod [121])  for a 1.5 micron waveguide with a 
succession of grating depths from 30 nm to 100 nm, please note that the green plot 
represents transmitted power and blue reflected power.
Relative
Power
Peak at 1.55(1
Wavelength [gm]
Figure 46 simulation of 30nm silica into silicon grating @  period 228nm [121]
Note that in figure 46 the peak transmittivity/reflectivity occurs at 
telecommunications wavelength 1.55 micron: its value being less than 7 0 %  and the 
small effect of the side lobes of the reflectivity spectrum.
Relative
Power
Peak at 1.55(l
W a v e le n g th  fnmj
Figure 47 simulation of 40nm depth silica silicon grating @  period 228nm [121]
A t 40nm grating depth in figure 47 the side lobes are still small but the peak at 1.55 
micron has elevated to more than 8 0 % .
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Relative
Power
Peak at 1.55(l
W a v e le n g th  frim]
Figure 48 simulation of 50nm depth silica into silicon grating [121]
At 50nm grating depth in figure 48 the peak at 1.55 micron is now in excess of 9 0 %  
and the side lobes at 1 5 %  transmittivity/reflectivity are still small.
Relative
Power
Peak at
Wavelength Cant]
Figure 49 simulation of 80nm depth silica into silicon grating [121]
At 80nm grating depth in figure 49 the side lobes are now at 2 5 %  
transmittivity/reflectivity and the peak has noticeably flattened.
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Power
P e a k ,  a t  1 . 5 5 ( x
W a v e l e n g t h  [ g m ]
Figure 50 simulation of lOOnm depth silica into silicon grating [121]
At lOOnm grating depth in figure 50 the peak is much flattened and the side lobes 
have climbed in reflectivity to over 40%. From these curves (i.e. figures 46 to 50) the 
choice of a 75nm grating for a 1.5 micron waveguide would seem desirable since not 
only is 90% reflectivity achieved but also the need for apodisation to reduce the effect 
of the side lobes is reduced and this simplifies the grating design. Finally figures 51 
and 52 were taken from Beamprop ™ [124] and shows negligible the power 
transmission down a 1.5 micron rib waveguide over 1000 micron length.
1 .0
Figure 51 shows a 3D representation of power versus direction down a 1.5
micron rib waveguide [121]
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X  (nm) Monitor Value (a u .)
Figure 52 shows power versus Z direction for a 1.5 micron rib waveguide [121]
Figures 51 and 52 confirm that there will be negligible power loss down a z distance 
of 1000 micron for a 1.5 micron rib wave guide. The implantation range was 
modelled using Suspre simulator with a dose of L6xl017 O ions/cm2 and energy of 
20keV. There was a further surface implant simulated of 0.8x1017ions/cm2 and an 
energy of lOkeV (it was also assumed that the substrate would be at an elevated 
temperature of 500 degrees during implantation to minimise damage to the Silicon). 
The ion implantation was to be performed at Nodus, Surrey University. The simulated 
overall effect is shown in figure 53.
Implantation Depth nm
Figure 53 the simulation results for the implantation at 10 and 20 keV were 
added together to give a combined implant curve [54|
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D e p t h  v s .  Y - A x is
0-1 micron
Figure 54 Srim calculation of range for 60 keV energy and straggle
considerations [53]
Srim was run to check the Suspre results with a Monte Carlo type simulation see 
figure 54.
4.4 ELLIPSOMETRY
Ellipsometry [123] measures the change in polarization state of light reflected from 
the surface of a sample. For thin film sample analysis, the optical system under 
analysis is simply the reflection of light from the sample. The measured values can be 
expressed as \|/ and A, and these are related to the ratio of the Fresnel reflection 
coefficients, Rp and Rs for p and s polarised light, respectively:
P=Rp/Rs=tan(\|/)eiA. (28)
Because ellipsometry measures the ratio of two values it can be highly accurate and 
very reproducible. Because the ratio is complex, it also contains ‘phase’ information 
(A), which makes the measurement very sensitive.
The ellipsometer used was at Surrey University and was a M-44 made by 
J.A.Woollam & Co. Inc. and used WVASE32 software for the computer fitting to the 
derived Delta and Psi curves.
The M-44 was mounted atop a Newport optical bench and the device overall was 
controlled via a Computer and a VB-200 (stepper) motor controller. The device took 
light from an incandescent lamp made it monochromatic, collimated it, and directed it
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through a polariser onto the samples and examined the reflected beams via a second 
polariser and diode detector matrix.
The angle of incidence of the beam to the sample as well as other parameters such as 
the number of iterations were all set by the Computer by way of the VASE (Variable 
Angle Spectroscopic Ellipsometry [122]) programme incorporated into the Computer.
The first stage in determining whether an ion implantation Bragg grating was a viable 
solution was to perform a bulk implant on Silicon wafers and determine whether the 
required refractive index changes had occurred. The stages of this section of the work 
are listed below.
4.5 Bulk Implant
Three Silicon wafers were masked off into approximately 50 by 2mm squares at 
Southampton University with lOOnm thick Silicon Nitride. These were ion implanted 
with Oxygen at Surrey University with densities of 0.3, 0.8 and 1.6 x 1017 ions per cc. 
The implantation was performed at energy of 10 keV since only a surface layer was 
required. The orientation of the sample was set as normal to the implantation as would 
be the case with a rib waveguide and the implantation temperature was set to 500°C as 
was customary with SIMOX. The temperature, beam current and beam size are 
allowed to stabilise before implantation. The ion beam is energised, collimated and 
filtered (to remove impurities e.g. spurious Boron from the beam). The ion beam must 
be set to the correct temperature and this may take several hours from cold. The 
temperature and energy of the beam are veiy important with this kind of implantation 
since it determines the mobility of the ions after implantation and hence the degree of 
approach to stoichiometry and has an effect on the annealing requirement. Some of 
the samples were then cleaved and annealed at 1300°C for four hours so as to give a 
comparison between the annealed and the as-implanted state. These samples were 
then investigated with scanning electron microscopy and ellipsometry to see if a 
surface layer of Silicon Dioxide could be detected and if so what change in refractive 
index had occurred because of the implantation. In terms of the experiments the 
ellipsometer was calibrated via a mirror surface and then the VASE ™ (Variable 
Angle Spectroscopic Ellipsometry [122]) windows were opened. The sample was
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placed on the ellipsometer base to reflect the vertical light beam back upwards and the 
acquire data button was pressed on the top pull-down menus and align sample was 
selected to initiate the setting up of the sample and finally spectroscopic scan to run 
the tests at two different angles. There are two tilt screws to adjust the supporting 
plane and two micrometer screws to adjust the x-y position. Escape exits the 
programme and then follows the final set-up screen to adjust the iris and the beam on 
the detector to maximise the light to the detector (the latter does not vary too much 
once initially set up and merely needs checking to verify each time the sample is 
changed). The ellipsometer was then run through the spectrum from 400 to 1000 nm 
and six sets of results were obtained from the wafers at 0.3, 0.8 and 1.6 x 1017 ions/cc. 
These were then computer fitted to predictions based on the assumption of a Silica 
layer of between 20 and 30 nm and a possible fit was observed: in order to resolve the 
ambiguity it would be necessaiy to perform electron microscopy on the samples 
and/or to rerun the experiments with the samples in an annealed state. Once some of 
the cleaved samples had been annealed, both annealed and as-implanted samples were 
taken for examination with the scanning electron microscope. The samples were 
placed individually in the observation chamber of the Scanning Electron Microscope 
(SEM) and the chamber was closed and evacuated by way of the mechanical air 
pump. Then the heater was allowed to warm up and the samples were investigated 
initially under low magnification set by the control panel to determine the portion of 
the sample being observed on the monitor. Finally the magnification was increased to 
the uppermost limit to try and find any evidence of nanometre sized layers of Silicon 
Dioxide on the top of the Silicon.
Ellipsometry and SEM Results
All three implantation densities gave approximately the same depth of surface Silica 
20nm for the as-implanted and 30nm for the annealed specimens (which for a 10 keV 
implantation energy was roughly in accord with the Suspre simulation: see the 
simulation section). Two differing computer models described above gave similar 
results although some preference must be given to the single layer model as the 
diminution in the interstitial layer was more in accord with the published literature 
[23, 24] than for the graded model. The authors reported the increasing absorption of 
interstitial Silica islands into the top layer with increasing severity of annealing. In 
this respect it might be wise to increase the annealing temperature to 1350 degrees for
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the product annealing in order to virtually completely remove the interstitial layer. A 
refractive index lowering was reported of the same order as used in the simulation 
programme provided in Appendix 1 and which had given favourable reflectivity 
figures for Silica in Silicon gratings (i.e. 90% for 75nm implanted gratings). The 
usage of the highest implantation density with a lOOnm Silicon Nitride mask is not to 
be recommended as the sputtering caused by such a high level of bombardment is 
liable to remove most or the entire mask: this is not the case at the lower densities. 
Annealed and as-implanted samples were loaded into the Scanning Electron 
Microscope (SEM) the chamber was evacuated using the pump and the scan was 
started via the amplifiers and the switch panel. The Scanning Electron Microscopy 
performed on the samples was inconclusive as several nanometres of electro­
phosphorescence occurred at the top of the sample layers: this was repeated at 
different positions on different samples. The electrical charging, however, does 
indicate the presence of an insulator such as Silica.
Conclusions
In the case of the current project, a reduction in the dose may be necessary to reduce 
spreading at the edges of an implantation mask especially in terms of constructing a 
grating where 50/50 mark space ratio between Silicon marks to Silica spaces is 
desirable. A general methodology would be to reduce the dose to the critical level 
required for stoichiometry (i.e. 1.4 x 1018 ions /cc. or in this case 0.75 x 1018 ions/cm2 
at 15-30 keV; a surface implant might be unnecessary due to Oxygen diffusion to the 
surface) and, if necessary, to adjust the mark space ratio of the grating mask to 
provide the correct grating mark/space ratio. The table for SRIM ™ Outputs/Oxygen 
in Silicon, see Appendix 1 gives a worst case straggle for 20 keV Oxygen at 26 nm. It 
was decided to vary the mark space ratio and check its effect and therefore to proceed 
without further MSR consideration. Annealing at 1350 degrees C for four hours 
would seem to be adequate to absorb the lower Silica islands. The usage of Gold as a 
masking material in the grating manufacture would presumably require the presence 
of a Silica sacrificial layer to prevent the gold sputtering onto the exposed implanted 
surface. The Gold mask dimensions also need careful consideration because a high 
aspect ratio mask may be difficult to achieve. From figure 42 the projected range of 
Oxygen in Gold is given as 92 nm at 20 keV so a Gold grating mask could be 
achieved with a depth of 100 nm and a width of the order of 100 nm to achieve a first
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order grating at a period of 228 nm. However, from figure 41 it is clear that a 100 nm 
mask of Silicon Nitride would suffice for 10/20 keV applications and since this would 
not involve the necessity of sacrificial layers this was chosen. For a 1.5 micron SOI 
wave guide only 75 nm of implanted Silica is required for approximately 90 % 
reflectivity in the grating so that the expedient of using a 1.5 micron wave guide 
required approximately 75 nm of Silica depth and about 15 keV of implantation 
energy. Since this made the masking situation simpler this was the expedient that was 
initially chosen. It was decided to create Bragg Gratings with variable length of 
grating to determine effect of length of grating with respect to attenuation. Also mark 
to space ratio would be varied to determine the effect on Bragg Wavelength. Gratings 
up to 1000 micron would be constructed thereby minimising the risk of change in 
periodicity which would endanger grating performance, but should nonetheless 
provide good attenuation cf. figure 34. First order gratings were to be made as they 
would provide optimal performance. Also gratings would be made using thermal 
oxidation as a check and also as a possible alternative means of creating flat gratings.
Footnote
N.B.
Oxygen (or for that matter nitrogen) implantation into silicon could not be simulated 
using Silvaco ™ simulator as it cannot cope with (these) gaseous elements.
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5 Fabrication
5 !  Introduction
Two 1.5 micron SOI wafers (with a Buried Oxide layer I micron in thickness) were 
set aside for the purpose of this project. Originally the work was to have been 
achieved in Southampton but due to the fire at the university was redirected to Philips 
in Eindhoven, Holland.
Mask Design
Masks were both designed and drawn here at the University of Surrey using a 
programme called L-Edit ™ made by Tanner Research, Inc. [126] ( see figure 55 ). 
This programme was originally designed for creating masks used to fabricate Ultra 
Large Scale Integration (ULSI) electronics. It allows the user to draw many different 
shapes with nanometre resolution. This programme is more than adequate for defining 
gratings as the smallest dimension used in any part of the device design is of the order 
of a hundred nanometres. During the photolithographic process a positive photo resist 
is used. This means that whatever part of the photo resist is exposed, that photo resist, 
and subsequently a controlled amount of Silicon under the exposed photo resist, will 
be coated with 100 nm of Silicon Nitride during the fabrication process. The mask 
therefore defines those areas that are to be exposed by light and those to be protected 
from it. A layout is created by drawing a series of grating structures in a 
predetermined area. A test chip is defined by the two gratings contained in this area 
plus the central non-grating area left blank for test purposes.
Figure 55 L-edit design with repetition of grating line [1251.
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Stages in Masking:
a)
Si
b)
U U H M
d)
Figure 56 schematic of fabrication: Starting with SOI (a) a positive photo resist 
is applied (b) and the mask for the grating is e-beam written thereto (c), the 
exposed resist is removed and silicon nitride grown to a depth of lOOnm by 
LPCVD and finally the Ion Implantation (d) occurs normal to the wafer at 500 
degrees substrate temperature and with 1.6 x 1017 ions per cm squared at 20 keV.
In figure 56 we see that: An electron beam mask was prepared for both wafers from 
the L-Edit programme. The wafers were cleaned with fuming Nitric acid. The mask 
was imprinted on the wafers by exposing a 2.2 micron positive photo resist. This was 
then e-beam written. This was then hard baked in order to prepare for the dry etching. 
After this the exposed resist was stripped and the wafers cleaned again. lOOnm of 
Silicon Nitride was deposited at 740 degrees by LPCVD (Low Pressure Chemical 
Vapour Deposition). The wafers were treated by electron beam lithography and then 
hard baked to prepare for dry etching. The unexposed areas were etched and checked 
visually and by Scanning Electron Microscopy to confirm adequate etching. The 
photo resist was then stripped. One wafer was returned via Innos to Philips at 
Eindhoven whilst the other was retained for implantation at Nodus.
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Figure 57 shows the masking done at Philips in Eindhoven e-beam writing was used 
for the identification, alignment and grating masking.
a
Figure 57 scanning electron microscope images of the masking a) chip 
identification b) alignment marks C) Grating Masking and d) Grating Edge 
[126].
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The purpose of the thermal oxidation was to simulate the oxidation of porous Silicon 
and thereby simulate the creation of a completely flat grating.
With this in mind the first wafer was subjected to cleaning with filming Nitric acid.
It was then wet oxidised to deposit 180+/- 5 nm of Oxide cleaned and checked.
The Oxidation for the wafer from batch k4008s was done in a furnace with wet 0 2 at 
1000C for 20 minutes and 15 seconds.
The actual procedure from start involves:
i) Loading the wafer into the furnace at an idle temperature of 400 degrees 
with nitrogen flowing in the tube.
ii) Switching to dry oxygen and taking the temperature up in a ramp to 1000 
degrees (ramp rate 10 degrees/minute giving a ramp up time of 60 
minutes).
iii) Switching to wet oxygen for the calculated oxidation time (dry oxygen was 
fed through a bubbler containing de-ionised water heated to 80 degrees).
iv) Unloading in nitrogen.
A Silicon check wafer was Oxidized with the work wafer and Nanospec 
measurements on the check gave a thickness of 1906A (flat) 1808A (middle) 1841A 
(curve).
Once the work at Nodus was completed both wafers were returned to Philips where 
they were cleaved along the chip lines and coated with photo resist before returning to 
Surrey.
5.2 Thermal Oxidation
Under exposure to Oxygen, a Silicon surface Oxidizes to form Silicon Dioxide [127- 
129] (Si02). Native Silicon Dioxide is a high-quality electrical insulator and can be 
used as a barrier material during impurity implants or diffusion, for electrical isolation 
of semiconductor devices, as a component in MOS transistors, or as an interlayer 
dielectric in multilevel metallization structures such as multi-chip modules. The 
ability to form a native Oxide was one of the primary processing considerations which
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led to Silicon becoming the dominant semiconductor material used in integrated 
circuits today.
The Oxide of Silicon, or Silicon Dioxide (Si02), is one of the most important 
ingredients in semiconductor manufacturing [127], having played a crucial role in 
the development of semiconductor planar processing. The formation of Si02 on a 
Silicon surface is quite often accomplished through a process called thermal 
oxidation. Thermal oxidation, as its name implies, is a technique that uses extremely 
high temperatures (usually between 700-1300 degrees C) to promote the growth rate 
of Oxide layers.
The thermal oxidation of Si02 consists of exposing the Silicon substrate to an 
oxidizing environment of O2 (so called dry oxidation) or H2O (wet oxidation) at 
elevated temperature, producing Oxide films whose thicknesses range from 60 to 
10,000 angstroms. Oxidation of Silicon is not difficult, since Silicon has a natural 
inclination to form a stable Oxide even at room temperature, as long as an oxidizing 
ambient is present. The elevated temperature used in thermal oxidation therefore 
serves primarily as an accelerator of the oxidation process, resulting in thicker Oxide 
layers per unit of time. Thermal oxidation is accomplished using an oxidation 
furnace (or diffusion furnace, since oxidation is basically a diffusion process 
involving oxidant species), which provides the heat needed to elevate the oxidizing 
ambient temperature. A furnace typically consists of: 1) a cabinet; 2) a heating 
system; 3) a temperature measurement and control system; 4) fused quartz process 
tubes where the wafers undergo oxidation; 5) a system for moving process gases 
into and out of the process tubes; and 6) a loading station used for loading (or 
unloading) wafers into (or from) the process tubes. The heating system usually 
consists of several heating coils that control the temperature around the furnace 
tubes. The wafers are placed in quartz glassware, known as boats, which are 
supported by fused Silica paddles inside the process tube. A boat can contain many 
wafers, typically 50 or more. The oxidizing agent (Oxygen or steam) then enters the 
process tube through its source end, subsequently diffusing to the wafers where the 
oxidation occurs [130-133].
During dry oxidation, the Silicon wafer reacts with the ambient Oxygen, forming a 
layer of Silicon Dioxide on its surface. The reaction is as follows:
Si + O2 = Si02
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In wet oxidation, Hydrogen and Oxygen gases are introduced into a torch chamber 
where they react to form water molecules, which are then made to enter the 
reactor where they diffuse toward the wafers. The water molecules react with the 
Silicon to produce the Oxide and Hydrogen gas as a by-product:
Si + 2H 20  = Si02 + 2H2
These oxidation reactions occur at the Si-Si02 interface, i.e., Silicon at the interface 
is consumed as oxidation takes place. As the oxide grows the Si-Si02 interface 
moves into the Silicon substrate. As a result, the Si-SiO? interface will always be 
below the original Si wafer surface. The Si02 surface, on the other hand, is always 
above the original Si surface. Si02 formation therefore proceeds in two directions 
relative to the original wafer surface.
The amount of Silicon consumed by the formation of Silicon Dioxide is also fairly 
predictable from the relative densities of Si and Si02, i.e., the thickness of Silicon 
consumed is 46% of the final thickness of the Oxide formed. Thus an Oxide that is 
1000 Angstroms thick will consume about 460 Angstroms of Silicon from the 
substrate.
Wet oxidation is preferred to dry oxidation for growing thick oxides, because of the 
higher growth rate. However, fast oxidation leaves more dangling bonds at the silicon 
interface, which produce quantum states for electrons and allow current to leak along 
the interface. (This is called a dirty interface) Wet oxidation also yields a lower 
density oxide, with lower dielectric strength.
The long time required to grow a thick oxide (lOOnm or more) in dry oxidation makes 
this process impractical. Thick oxides are usually grown with a long wet oxidation 
bracketed by short dry ones (a dry-wet-dry cycle). The beginning and ending dry 
oxidations produce films of high-quality oxide at the outer and inner surfaces of the 
oxide layer, respectively.
Mobile metal ions can degrade performance of MOSFETS (sodium is of particular 
concern). However, chlorine can immobilize sodium by forming sodium chloride. 
Chlorine is often introduced by adding hydrogen chloride or trichloroethylene to the 
oxidizing medium. Its presence also increases the rate of oxidation.
Thermal oxidation can be performed on selected areas of a wafer, and blocked on 
others. Areas which are not to be oxidized are covered with a film of silicon nitride, 
which blocks diffusion of oxygen and water vapour. The nitride is removed after 
oxidation is complete. This process cannot produce sharp features, because lateral
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(parallel to the surface) diffusion of oxidant molecules under the nitride mask causes 
the oxide to protrude into the masked area [151]. In figure 58 we see the silicon 
wafers stored in a vertical rack during the reaction the entrance aperture cap and the 
inlet for water vapour or dry oxygen.
3 - z o n e  f u r n a c e
W a f e r s
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Figure 58 shows a schematic of a thermal oxide furnace with the wafers held 
vertically during reaction [151]
Deal and Grove performed the initial investigation into the theory of thermal 
oxidation [128,129]. Based on a simple model of oxidation which takes into account 
the reactions occurring at the two boundaries of the Oxide layer as well as the 
diffusion process, the general relationship in equation 34 was derived.
xo2+Axo=B(t+x) (34)
This relationship was shown to be in excellent agreement with oxidation data 
obtained over a wide range of temperature (700°-1300°C), partial pressure (0.1-1.0 
atmospheres) and Oxide thickness (300-20 000 A) for both Oxygen and water 
oxidants. The parameters A, B, and i were shown to be related to the physico­
chemical constants of the oxidation reaction in the predicted manner. Such detailed 
analysis also led to further information regarding the nature of the transported 
species as well as space-charge effects on the initial phase of oxidation. Kageshima 
et al [134] have been studying Silicon Thermal Oxidation in the atomic world by 
solving quantum dynamics (motion law in the atomic world) with a supercomputer. 
When crystalline Silicon is exposed to Oxygen gas at temperatures around 1000 
degrees, the surface Silicon reacts with the Oxygen to become Silicon Oxide. Since 
this phenomenon (Silicon Thermal Oxidation) has various useful properties, it plays
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quite an important role in the fabrication of semiconductor devices as U L S I chips 
which are the heart of today’s electronic information and communication hardware 
such as cellular phones, fax machines, electronic communication switching systems, 
and personal computers. For sim ilar reasons, the Silicon Thermal Oxidation w ill no 
doubt play an essential role in the fabrication of new generation semiconductor 
devices (e. g. Silicon Single-Electron-Transistors), as part of the future of an highly 
advanced information and communication society. The fabrication of these new- 
generation devices inevitably requires atomic control. This control is also necessary 
in thermal oxidation, but is quite difficult to achieve. Observations on the atomic 
scale reveal mysterious phenomena in thermal oxidation, such as “initial enhanced 
oxidation” and “pattern dependent oxidation”, which cannot be explained by the 
conventional thermal oxidation theory. Kageshima et al [134, 135] found that in 
Silicon Thermal Oxidation, in addition to Oxygen sinking into the Silicon to form 
surface Oxide, a lot of Silicon also sinks into the surface Oxide. This Silicon 
penetration into the Oxide enables us to explain the “initial enhanced oxidation” 
naturally and consistently. Furthermore, the Silicon penetration can be expected to 
enable us to predict and control the “pattern dependent oxidation” with atomic 
precision, as well as predict and control the physical and electrical properties of the 
formed Oxide. However, perhaps it should be said that their research cannot entirely 
be fulfilled without certain situations occurring with SE T s (Single Electron 
Transistors) etc. [134]. Nonetheless, the pre-eminence of ion implantation due to 
cost effectiveness and constmctability in the nano-world might be replaced by a 
return to thermal oxidation in the world of single electron transistors (SETs).
A t - i o o o 'C  
In  o x y g e n  g a s
Figure 59 schematic view of thermal oxidation of silicon (Kageshima) [135|.
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In figure 59’s schematic we see the silicon ‘sinking’ into the grown oxide as predicted 
by Kageshima’s simulation and this gave better agreement with experiment over a 
wider range of parameters than classical theory. In figure 60 we see the superior 
agreement with experimental result provided by Kageshima’s work.
10 4
Oxidation time (sec)
Figure 60 comparison of experimental results, new theory (Kageshima) and
classical theory [135],
5.3 Ion Implantation:
substrate
separation magnet
U ,w » n —
cunerrt ntegratoi
ion source
Figure 61 schematic of implanter [ 136].
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Ion implantation is shown in schematic in figure 61. For performing ion implantation 
atoms or molecules are ionised (commonly by the application of an alternating radio 
frequency field which has the effect o f stripping the electrons from the molecules 
creating a plasma [137] and the positively charged ions are accelerated in an electric 
field out of the ionisation chamber). They are then accelerated in an electric field and 
purified by a mass separator (basically only the ions of the correct mass perform the 
correct circular motion under a magnetic field and these are the ones selected at the 
aperture) and implanted into the target material. A  wide variety of combinations of 
target material and implanted ions are possible. The energy of the implanted ions can 
vary between several keV  and several hundred keV. The range of the implanted ions 
in the substrate depends on the mass of the implanted ions, their energy and the mass 
of the substrate atoms, crystal structure and the direction of incidence [136].
The main advantages of ion implantation (in comparison to diffusion) for the doping 
of semiconductors are:
Short process times, good homogeneity and reproducibility of the profiles. It 
provides exact control of the amount of implanted ions by integrating the current. This 
is of particular importance for low concentrations, e.g. for adjusting the threshold 
voltage of M O S transistors. A  relatively low temperature is required during the 
process. Different materials can be used for the masking, e.g. Oxide, Nitride, metals, 
and resist. Implantation through thin layers is possible (e.g. Silicon Dioxide or Silicon 
Nitride). Low penetration depth o f the implanted ions. This allows modification of 
thin areas near the surface with high concentration gradients. Sequences of 
implantation steps (with different energies and doses) allow optimisation of the 
dopant profiles.
There are also some disadvantages such as:
Damage of the substrate is caused by the implanted ions. The change of 
material properties is restricted to the substrate domains close to the surface. 
Additional effects during or after implantation (such as channelling or diffusion see 
below) make it difficult to achieve very shallow profiles and to theoretically predict 
the exact profile shapes.
Introduction
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Ions are created from a gaseous form o f the compound which is converted into plasma 
by means of the electrons being stripped from the parent atoms: thus e.g. oxygen O2 is 
converted into 0 + ions.
Ion implantation equipment typically consists of an ion source, where ions of the 
desired element are produced, an accelerator, where the ions are electro-statically 
accelerated to a higher energy, and a target chamber, where the ions impinge on a 
target, which is the material to be implanted. Each ion is typically a single atom, and 
thus the actual amount of material implanted in the target is the integral over time of 
the ion current. This amount is called the dose. The currents supplied by the 
implanters are typically small (microamperes) and thus the dose which can be 
implanted in a reasonable amount of time is small. Thus ion implantation finds 
application in cases where the amount of chemical change required is small.
Typ ical ion energies are in the range of 10 to 500 keV. Energies in the range 1 to 10 
ke V  can be used but result in a penetration of only a few nanometres or less.
Energies below this result in very little damage to the target and fall under the 
designation of ion beam deposition. However, there is often great structural damage to 
the target and because the depth distribution is broad the net composition change at 
any point in the target w ill be small. The energy of the ions as well as the ion species 
and the composition of the target determine the depth of penetration of the ions in the 
solid: a mono-energetic ion beam w ill generally have a broad depth distribution. The 
average penetration depth is called the range of the ions. Under typical circumstances 
ion ranges w ill be between 10 nanometres and 1 micron. Thus ion implantation is 
especially useful in cases where the chemical or structural change is desired to be near 
the surface of the target. Ions gradually lose their energy as they travel through the 
solid both from occasional collisions with target atoms (which cause abrupt energy 
transfers) and from a mild drag from the overlap of any electron orbital in proximity 
which is a continuous process. The loss of ion energy in the target is called stopping.
The introduction of dopants in a semiconductor is the most common application of 
ion implantation. In semiconductor production doping refers to the process of 
intentionally introducing impurities into an extremely pure (also referred to as 
intrinsic) semiconductor in order to change its electrical properties. The impurities are
Method
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dependant upon the type of semiconductor. Lightly and moderately doped 
semiconductor is referred to as extrinsic. A  semiconductor which is doped to such 
high levels that it acts more like a conductor is called degenerate. Some dopants are 
generally added as the (usually Silicon) boule is grown giving each wafer an almost 
uniform initial doping. To define circuit elements selected areas (typically controlled 
by photolithography) are further doped by such processes as diffusion and ion 
implantation, the latter method being more popular in large production runs due to its 
better controllability. The number of dopant atoms needed to create a difference in the 
availability of a semiconductor to conduct is veiy small. Where a comparatively small 
number of dopant atoms are added (of the order of 1 evety 100,000,000 atoms) then 
the doping is said to be low or light. Where many more are added (of the order of 1 in 
10,000) then the doping is referred to as heavy or high. This is often shown as n+ for 
n-type dopant or p+ for p-type doping. Dopant ions such as Boron, Phosphorus or 
Arsenic are generally created from a gas source so that the purity of the source can be 
ve iy  high. These gases tend to be very hazardous. When implanted in a 
semiconductor each dopant atom creates a charge earner in the semiconductor (hole 
or electron depending on if  it is a p-type or n-type dopant) thus modifying the 
conductivity of the semiconductor in its vicinity.
Silicon-on-Insulator
SO I wafers are produced by one o f two main methods both of which rely on ion 
implantation:
Simox: Separation by Implantation of Oxygen: Oxygen can be implanted at high 
energy into a Silicon substrate at a high enough dose that subsequent high temperature 
annealing forms an Oxide layer underneath the surface layer of Silicon. The Oxide is 
an insulator thus producing the Silicon-on-Insulator structure.
Smart Cut ™ :
First Oxidised surfaces are grown on two wafers and then bonded together. Most of 
the top wafer is then cleaved away along a band of Hydrogen bubbles which form 
from implanted ions. The thin layer o f Silicon that is left behind is isolated from the 
substrate by what were originally the surface Oxide layers [20].
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Crystallographie damage
Each individual ion produces many point defects in the target crystal on impact such 
as vacancies and interstitials. Vacancies are ciystal lattice points unoccupied by an 
atom: in this case the ion collides with a target atom resulting in transfer of a 
significant amount of energy to the target atom such that it leaves its crystal site. This 
target atom then itself becomes a projectile in the solid and can cause successive 
collision events. Interstitials result when such atoms (or the original ion itself) come 
to rest in the solid but find no vacant space in the lattice to reside. These point defects 
can migrate and cluster with each other resulting in dislocation loops and other 
defects.
Damage recovery
Because ion implantation causes damage to the ciystal structure of the target which is 
often unwanted ion implantation processing is often followed by thermal annealing. 
This can be referred to as damage recovery.
Sputtering is a physical process whereby atoms in a solid target material are ejected 
into the gas phase due to bombardment o f the material by energetic ions. Sputtering is 
largely driven by momentum exchange between the ions and atoms in the material 
due to collisions. The process can be thought of as atomic billiards with the ion (cue 
ball) striking a large cluster of close-packed atoms (billiard balls). Although the first 
collision pushes atoms deeper into the cluster subsequent collisions between the 
atoms can result in some of the atoms near the surface being ejected away from the 
cluster. The number of atoms ejected from the surface per incident ion is called the 
sputter yield and is an important measure of the efficiency of the sputtering process. 
Other things the sputter yield depends on are the energy of the incident ions, the 
masses of the ions and target atoms and the binding energy of atoms in the solid. The 
ions for the sputtering process are supplied by plasma that is induced in the sputtering 
equipment (plasma is typically an ionised gas and is usually considered to be a 
distinct phase of matter in contrast to solids, liquids and gases. Ionised means that at 
least one electron has been dissociated from a proportion of the atoms or molecules. 
The free electric charges make the plasma electrically conductive so that it responds 
strongly to electromagnetic fields). In practice a variety of techniques are used to 
modify the plasma properties, especially ion density, to achieve the optimum 
sputtering conditions, including usage of R F  (Radio Frequency) alternating current,
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utilisation of magnetic fields, and application of a bias voltage to the target. Sputtered 
atoms ejected into the gas phase are not in their thermodynamic equilibrium state. 
Deposition of the sputtered material tends to occur on all surfaces inside the vacuum 
chamber. Sputtering is used extensively in the semiconductor industry to deposit thin 
films o f various materials in integrated circuit processing. Thin antireflection coatings 
on glass for optical applications are also deposited by sputtering. Perhaps the most 
fam iliar products of sputtering are low emissive coatings on glass used in double 
glazing. The coating is a m ulti-layer containing silver and metal oxides such as Zinc 
Oxide, T in  Oxide or Titanium Oxide. Some of the collision events result in atoms 
being ejected from the surface and thus ion implantation w ill slow ly etch away a 
surface. The effect is only appreciable for very large doses.
Ion channelling I f  there is a crystallographic structure to the target and especially in 
semiconductor substrates where the crystal structure is more open, particular 
crystallographic directions offer much lower stopping than other directions. The result 
is that the range of an ion can be much longer if  the ion travels exactly along a 
particular direction, for example the < 1 1 0> direction in Silicon and other diamond 
cubic materials. This effect is called ion channelling and like all the channelling 
effects is highly non-linear, with small variations from perfect orientation resulting in 
extreme differences in implantation depth. For this reason most implantation is carried 
out a few degrees off-axis where tiny alignment errors w ill have more predictable 
effects. Ion channelling can be used directly in Rutherford backscattering and related 
techniques as an analytical method to determine the amount and depth profile of 
damage in crystalline thin film  materials.
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Figure 62 shows the three possibilities for impurity take up in silicon [139].
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In figure 62 we see the three possibilities for 2D  diffusion (a) where the impurity ion 
moves amongst vacancies in the Silicon lattice (b) where the impurity ion replaces a 
Silicon atom in the lattice and the Silicon ion is displaced to an interstitial site and (c) 
where the impurity ions do not replace Silicon atoms in the crystal lattice but remain 
in the interstices. This makes exact implantation profiles more difficult to predict 
[139] since it is not possible to whether implanted ions w ill displace lattice atoms or 
remain interstitial.
R B S  or Rutherford Baclcscattering Spectrometry [140] is an analytical technique in 
materials science. It is named after Ernest Rutherford who in 19 11  first explained 
Geiger and Marsden’s experimental results for alpha particle scattering from a very 
thin Gold foil in a backward direction by using the Coulomb electrostatic force 
between the positively charged nucleus and the positively charged alpha particle. A  
detector is placed such that particles which scatter from the sample at close to a 180 
degree angle w ill be collected. The energy of these ions w ill depend on their incident 
energy and on the mass of the sample atom which they hit, because the amount of 
energy transferred to the sample atom in the collision depends on the ratio of masses 
between the ion and the sample atom. Thus measuring the energy of scattered ions 
indicates the chemical composition of the sample. Additionally in the case that the 
incident ion doesn’t hit any of the atoms near the surface of the sample but instead 
hits an atom deeper in the incident ion loses energy gradually as it passes through the 
solid and again as it leaves the solid. Th is means that R B S  can be used as a means to 
perform a depth profile of the composition of the sample. This is especially useful in 
analysis o f thin-film  materials. For example film s about half a micron in thickness can 
be profiled using a 2 M eV Helium  beam, or film s up to about 1 micron thick can be 
profiled with a 2 M eV Hydrogen beam. R B S  is now a ve iy widely used analytical 
technique which has the great advantage that it is absolute: requiring no standards for 
quantification. It is one of a fam ily of techniques collectively known as ion beam 
analysis.
Ion beams are used extensively to both process and characterise materials. In the keV 
to M eV  energy range, for example, ion beams are used to implant dopant atoms into 
the interior of a semi-conducting wafer to alter its electronic properties. A  p-n 
junction, for example, can be produced by implanting Boron into n-type Silicon 
substrate, see figure 63.
98
B Io n  B«am
H H 1 p  ii  Junction
Figure 63 creation of a p-n junction by implanting boron into n-type [141)
Two other examples of the use of ion beams as a materials fabrication tool are ion- 
beam synthesis and ion-assisted growth. Rather than implant ions into a substrate ion- 
beam synthesis deposits atoms at or near the surface of a substrate. Because the ions 
are deposited at relatively high energies this technique can be used to produce 
materials with metastable structures. In ion-beam assisted deposition an ion beam is 
used to locally deposit energy at the surface of a substrate. Inert ions like Argon can 
be used to add extra kinetic energy at a substrate while other low energy gas phase 
species are simultaneously deposited both techniques are shown in figure 64.
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Figure 64 shows Ion Beam Synthesis/Deposition [141]
Both ion-beam synthesis and ion-assisted growth can also be used to ‘density’ 
materials by knocking atoms into voids and other defects that may occur during the 
vapour deposition of materials, the process is shown in figure 65.
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D e n s i f i c a t i o n
Figure 65 shows the principle of Densification [141]
Ion beams can also be used as a fabrication tool. Focussed Ion Beams, for example, 
have been used to produce micron-scale (and sometimes smaller) features on solid 
substrates. Ion beams have also been used to machine scanning-probe microscopy tips 
into well defined shapes. These are needed to accurately measure surface topologies 
using Atomic-Force Microscopy. By measuring the mass of ions sputtered from a 
substrate the composition of a solid as a function of depth can be determined.
Ion Implantation on the Second Wafer
The second 1.5 micron SO I wafer was implanted at Nodus, Surrey University on the 
second of June 2006. Oxygen ions in the form 0 2 were used for the implant. Initially 
ions were implanted at 20 keV and at a dose of 1.6 x 10 17 ions/cm: and a second 
implant was performed at 10 keV with a dose of 5 x 10 16 ions/cm2. The implantation 
was performed at a temperature of 500 degrees by virtue of an optical lamp heater 
assembly. After this the wafer was reunited with its partner in batch k4800s and 
returned to Philips in Eindhoven where both were sawed to provide individual chips 
for investigation.
5.4 Polishing
Polishing is required before the chip can be tested as its edges w ill be rough after 
sawing.
The tool consists of a variable speed rotating 8 inch platen (figure 68) onto which is 
mounted a grinding/polishing disc which is held in place by a metal retaining ring. In 
order to ‘ lubricate’ the polishing disc and wash away polished off debris and a water 
jet is turned on for the duration of the polishing.
A  dedicated sample holder was designed for use with this polisher and the chips are 
held onto it by clear wax. The sample holder is shown in figure 67 and consists of 
several parts a grooved mount and height adjusting strips (figure 66) as well as the
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holder itself. The holder and mount and strips if  required are positioned on the top of 
the hotplate so that on reaching about 150 degrees melted wax can be put onto the 
sides of the holder so as to hold the chips in place by capillary action until the wax has 
hardened on removal from the plate and cooling.
Figure 66 the Sample Holder Carrier (and two height adjusting strips for small 
chips).
The sample holder itself (figure 67) is an Alum inium  block with two holes drilled 
through it and a groove machined underneath. The holes are intended as tweezers 
gripping points to assist with locating the holder prior to polishing and its removal 
after polishing.
The machined groove is intended to help locate the sample holder in its mount which 
w ill be used to locate and fix the chips with wax and it can be used to view the top 
faces of the chips under the microscopes as well as the removal of the chips once 
polishing is complete.
The sample holder mount comprises a block of Alum inium  into which a ridge has 
been milled for locating the sample holder to stop it moving when the test chips are 
being located. Strips of Alum inium  are placed onto the mount to act as wedges to 
locate the chips higher or lower according to chip size (see figure 66). The sample 
holder is held in place above the platen by a retaining ring which is in turn connected 
to a cantilever arm [143]. To ensure contact between the samples and the polishing 
pad, a spring loaded sample holder clamp is used (see figure 68).
The actual procedure for mounting the chips is as follows: The sample holder, mount 
and height adjustment strips, are placed on a thermostatically controlled hot plate and
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allowed to heat up to a temperature greater than about 150 degrees such as is 
sufficient to melt the wax used for holding the chip to the sample holder.
Figure 67 Sample, Sam ple Holder and Mount
Around this temperature [143] the clear wax begins to melt. Wax is touched to a 
separate Alum inium  block on the top of the heater plate and a small amount is 
allowed to melt onto it. Some of this is then applied to the long sides of the sample 
mount: care must be taken at this stage as too much w ill cause the sample mount and 
sample mount holder to stick together on cooling. Using plastic tweezers the chips are 
then located on the top of the sample holder and gently pushed into a vertical position 
using a Q-tip cotton bud: it is good to note at this point that the chip is held in place 
by the surface tension of the melted wax since if  this is so then the mount and holder 
may be gently removed from the hotplate and allowed to cool without any movement 
on the part of the chip. This method is repeated for both sides of the holder: it is 
important to note that the holder must be balanced so if  the user has only one sample 
then a dummy chip must be used on the second side of the holder. When the mount 
and holder are cool, the sample holder can be removed from the mount. I f  the sample 
holder is sticking to the mount, small force may be applied between the holder and the 
mount with a small screwdriver or similar. I f  this method is unsuccessful, the 
mount/holder w ill have to be reheated, the test chips removed, and then the mount and 
holder can be separated. The individual pieces should then be allowed to cool down 
and subsequently cleaned with acetone before attempting to mount the test chips
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again. Prior to placing the sample holder on the polisher, a polishing film  is placed on 
the plate and locked down with the polishing pad retaining ring. It is important to 
check the surface of the plate for debris prior to adding the film as even the smallest 
contaminants can push up on the film causing scratching on the facet surface. Thus 
the plate surface is usually rinsed with the water nozzle prior to adding the film. The 
film  is then placed at the edge of the plate and slid on to not only displace any debris 
and water, but also to remove any air bubbles trapped between the plate and film. In 
figure 68 is shown the outer metal retaining ring, glass platen, sample holder and 
retaining clamp. In order to mount the silicon carbide or alumina paper it is first 
necessary to remove the outer metal retaining ring and clean the platen with a wet 
tissue and locate the grinding paper and replace the outer ring. The chip and its holder 
are place in one of the holes in the sample holder and the retaining clamp is applied. 
Depending on the nature of the work two to one half rings of extra pressure are 
applied from the spring prodder: one half for finer work.
Figure 68 Outer Metal Retaining Ring Glass platen, Sample Holder and 
Retaining Clamp.
The metal retaining ring is then pushed down along the rim of the plate, holding the 
film in place. The sample holder is placed in one of the holes in the sample holder 
retaining ring as shown in Figure 68. The spring loaded pressure arm prod is then 
lowered onto the top of the sample holder. The arm has evenly spaced lines scribed 
around it. These lines act as a qualitative measure of the applied pressure. Typically  
the prod is pushed one line lower than its free locating position. The clamp is pushed 
down to this level and locked into place using the Allen head screw on the side of the
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upper ring. To remove the sample holder, the above steps are earned out in reverse. 
The water nozzle is then turned on and aligned so that it sprays toward the centre of 
the plate through the hole diametrically opposite the one containing the sample. The 
plate rotation is then turned on, starting the polishing sequence with the desired grit 
size film  placed on the plate. Because there are so many factors that affect the 
polishing quality, sample preparation is far from an exact science. Regardless, the 
following recipe is given as it has been found to be repeatable and has provided good 
facet quality. For fine polishing Alum inium  Oxide (A 10 2) film  was used due to 
availability and cost and for the initial coarse polishing Silicon Carbide paper was 
used. For initial polishing and for uses where large amounts of material removal are 
necessary a 2400 Silicon Carbide sheet is used in the right hand Metaserv polisher ( if  
the surface is very rough then 1200 Silicon Carbide can be used for two minutes on 
each facet but for most sawing applications this should not be necessaiy). The sample 
holder is placed in the polisher and the water nozzle is turned on as discussed above. 
The plate rotation is then turned on and set to a speed of approximately lOOrpm. A s 
the initial polish sets the stage for the future polishing steps, care should be taken to 
ensure that the sample holder is seated properly in the sample holder retaining ring 
and that the pressure arm is centred in the middle of the sample holder. After ten 
minutes of polishing, the samples are removed and observed under a microscope. The 
front face of each of the test chips should be observed to see if  the necessaiy amount 
o f removal has occurred and that a significant angle is not being formed across the 
chip. A n angle can be observed by visually comparing the chip and earner edge. I f  a 
considerable tilt should be observed across the test chip, the test chip can be put back 
into the polisher and the pressure arm can be pulled slightly to the side of the test chip 
that requires the removal of more material. Polishing with this first coarse film  should 
also be continued until any chips caused by the dicing saw are removed. Once the 
desired material removal is achieved, the sample holder is removed from the polisher 
and turned over to polish the opposite facets. Even if  very little or no material is 
required to be removed (such as the inner edges of a die cut in hall) it is still a good 
idea to begin with the 2400. It quickly removes chips and scratches that may have 
occurred during the dicing and also helps to remove any tilts in the chip with respect 
to each other that may have occurred when the test chips were attached to the sample 
holder. W ith this polishing film, the die edges should have a shiny metallic look when 
observed under a low magnification (e.g. 40 times magnification) microscope. When
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the desired amount of material has been removed from both sides of the test chip, the 
2400 film is removed from the polisher and replaced with a 4000 Silicon Carbide 
paper. Before starting to polish with this pad, the test chip, especially their facets, are 
cleaned with water and a cotton bud. A s the removed material from the previous film  
is of the order of microns, it can contaminate the 4000 film. It was found that a speed 
of 75rpm or less gave the best results with this film  and it is recommended to touch 
the top of the push rod and holder sides at the start of polishing to check for any 
judder and if  necessaiy reseat the holder i f  all is well a polishing time of ten minutes 
is recommended. Material removal is no longer as much a concern as it was for the 
2400 pad. The focus o f the polishing from here forward is to reduce the depth of the 
scratches on the facets. Therefore when using these films the scratch pattern oil the 
edges of the chips should be observed. The scratches should all lie in the same 
direction. I f  they are not then the sample holder should be placed back on the polisher 
for a longer period of time. When all of the scratches lie in the same direction, it is an 
indication that the pad has uniformly polished the entire edge of the chip. With this 
polishing film, the die edges should look m ainly black with uniform scratches in the 
same direction when observed under a low magnification (40 times) microscope. 
Both edges of each die should be polished with this pad before proceeding to the next 
pad. Polishing with this pad usually takes about ten minutes but the time is dependent 
on how long it takes to obtain a uniform scratch pattern on the edges. Both test chips, 
especially the facets, are cleaned with a damp cotton swab before proceeding to the 
next polishing step. A  1 micron Alum inium  Oxide sheet (yellow) is used next. This is 
used in the left hand Metaserv as this has a glass plate for the purpose and using a 
different Metaserv may help to reduce contamination which could cause unwanted 
scratching during the later stages of fine polishing. The glass plate must be cleaned 
with a tissue and running water prior to placing the yellow sheet, also the sheet must 
not be touched and must be slid using tweezers onto the wet glass plate to ensure 
clean bubble free contact (the same procedure applies to the 0.3 micron sheet 
discussed later, also in the left hand Metaserv). W ith this film  the speed of the plate is 
set to 50 lpm, the minimum speed of the wheel. It is important to check for judder 
with the left hand Metaserv and clean and reseat the sample holder as and if  
necessary. The amount of material removed with this pad is minimal so longer 
polishing times are allowed (e.g. ten to twenty minutes). The edges of the chips 
should be checked every five minutes or so. Under a low magnification (40 times)
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microscope the edges should start to take on a blackish appearance with no real 
observable scratch pattern. Both sides of the chips are polished with this pad before 
continuing to the final pad. The dies are cleaned one final time before continuing with 
the final polishing film . A  0.3 micron A 10 2 film  is used as the final polishing film  (for 
ultra fine work, for example where reflection measurements were to be taken, a 0.05 
micron film  could be used but it may be necessary to expand the polishing time to the 
order of one hour per facet with considerable increase in the risk of contamination. 
Also if  it is considered that a grinding sheet had become worn or damaged during the 
course of polishing one facet then it is advisable to replace the sheet rather than run 
the risk of serious scratching on the next facet). The optimal speed for this film  was 
found to be 50 rpm. The time taken on this film  is the most variable of the films as it 
depends on the quality of the facets. After 10 minutes of polishing with this pad the 
individual facets are checked under a high power microscope (100-200 times) for 
scratches, A  trade-off is ultimately made during this polishing step between time and 
the chip facet quality. Also, the longer the chips are polished, the higher the risk a 
contaminant may be introduced during the polishing. I f  there are an unacceptable 
number of scratches observed on the facets or if  the quality of the facets decreases 
over time, the film  should be replaced with a new one. When an adequate polish has 
been achieved (probably after about 10-20 minutes per facet), the sample holder is 
placed back on the sample holder mount. Both are then placed back on the hot plate in 
order to melt the wax attaching the test chips to the sample holder. The height 
adjustment strips are not used for this step. After several minutes on the hot plate the 
test chips w ill begin to slide downward. At this point a pair of plastic tweezers may be 
used to slide the test chip horizontally off of the sample holder, taking care not to 
touch the freshly polished edges. The chips are then placed on a tissue and allowed to 
cool. The sample holder and mount are then removed from the hot plate and allowed 
to cool. Acetone soaked cotton swabs are used to remove any residual wax from the 
back of the test chips. When the backside of the test chip is clean, a fresh Acetone 
soaked cotton swab is used to wipe down the polished edges. O nly one swipe should 
be made with a single swab to prevent further contamination of the facet area. The 
sample holder should also be cleaned to prevent the build-up of wax. The A 10 2 films, 
however, are relatively inexpensive and therefore should be discarded after being used 
as the likelihood o f contamination through multiple handlings is high. The initial test
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chips obtained from the processed wafers were prepared using the sample preparation 
method discussed above.
Footnote
N .B . The ion as-implanted samples are blue due to Silicon Nitride with yellowish 
grating areas presumably caused by sputtering whereas the thermal-oxide samples are 
of a purple hue.
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6 Experimental Techniques 
Introduction
A  series of scans were taken of all the samples in transmission, which is passing 
polarised laser light through the sample and measuring how much the sample grating 
absorbs at a given wavelength. In figure 69 we see the setup required for transmission 
testing: a variable laser output is taken to the sample via a single mode fibre and 
polariser and thence passes to a detector under computer control to record the scans. 
In b) we see the pens used to setup the optics on the monitor screen, the T  metal 
sample holder, the carbon tipped tweezers used to place the sample on the holder with 
minimal damage and the IR to visible convertor: invaluable for tracing IR optics.
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Figure 69 (a) Schematic showing setup for transmission grating characterization
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Figure 69 (b) tools of optical setup, 1) Washable markers for monitor marking, 
2) T shaped bar for mounting chips, 3) Carbon tipped tweezers for holding chips 
whilst mounting and 4) IR sensitive light pad for locating laser beam.
Equipment:
1 A  tunable laser
2 A  Single Mode (SM) fibre to couple light into the waveguide
3 Two micrometer controlled xyz set-ups to ensure optimal coupling into and out of 
the wave guide
4 A  50 micron diameter Multi-Mode (MM) pick-up fibre to collect light from the 
other end of the waveguide or just free space coupling to the detector.
5 A  power meter to measure the power in the light emerging from the waveguide.
Procedure:
Introduction:
The set-up is obtained by shining light from an incandescent lamp onto the SOI, an 
image of the top layer is obtained on the monitor and left hand xyz focussing 
achieved. Thereafter focussing is obtained on the right hand entry side by taking the 
light from the fibre bundle to the input lens and observing the transfer through the top 
layer. Next the laser is turned on and the set-up completed to provide the best image 
of the laser spot on the monitor and the best power at the detector. Once this has 
occurred a scan is initiated on the National Instruments ™  software and the results 
recorded. A  polarizer is used to separate T E  and T M  scans.
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Detail:
In order to prepare for running a scan the correct size of metal T  shaped chip carrier is 
first located and clamped into place on the micrometer controlled x-z variable 
assembly located to the front of setup 1. When placing the chip on the carrier care 
must be taken, firstly to avoid getting finger grease or other contamination on the 
carbon tipped tweezers used to grasp the chip and secondly on removing the chip 
from its sample box as the chip easily separates with force from its sticky backed 
location and can easily be sent flying across the room causing woeful damage! Once 
the chip is located on the chip carrier it is gently and approximately located using the 
carbon tipped tweezers (on no account should any other kind of tweezers be used as 
damage to the chip w ill result). When using the equipment for the first time it is 
advisable to set the left and right hand micrometers to about 4 on the scale and then to 
initiate the set-up as this gives the optimum flexibility for later variations. The light 
cable from the incandescent lamp set to about 2 is taken to the vertical camera input 
hole to the right of the central column and an image of the chip can be seen on the 
right hand monitor, to facilitate the left hand optical set-up the camera is moved to the 
left hand edge of the chip so that the monitor may be marked with the set up point 
achieved.
Figure 70 the variable lamp and detector and flip-up mirror in the foreground.
The flip-up mirror (figure 70) to the left of the left hand lens and xyz micrometers are 
to be carefully elevated (thus avoiding damage to its internal spring) and the light 
from the variable incandescent lamp (set to about 3) taken via the optic cable to the
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top hole above the camera aperture: the light is then reflected to illuminate the SO I 
edge placed on a suitably sized T  shaped metal carrier. An unfocussed image w ill be 
observed on the left hand monitor. The left hand side z control is adjusted to obtain a 
clear image of the SO I ( if  planar the image of the top layer above the box should be 
visible and if  a rib waveguide then the rib should be visible). If  necessary the left hand 
y control is adjusted to obtain a faint spot on the top of the chip. Again, if  necessary, 
the left hand z control is adjusted so that prominent features such as waveguides, if  
fitted, are central on the monitor screen (figure 74). Once a clear image of the B O X  
and top layer has been obtained the screen is marked with a washable felt tip and
attention transfers to setting the right hand micrometer stage (figure 71).
Figure 71 the right hand micrometer controls
So the optical cable from the lamp is taken to the left hand side of the central vertical 
column holding the camera supplying the right hand monitor and the right hand 
camera micrometer is turned to transfer imaging to the right hand side of the optical 
chip. Once the right hand side of the chip has been located and lined up with the 
monitor marking the light from the optical cable is inserted into the right hand lens 
(figure 72). The right hand micrometers for x and z are then adjusted to obtain the 
best optical image, ideally two semicircles of light separated by the central B O X .
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Figure 72 the Fibre optic cable is shown inserted into the vertical camera 
aperture and once this is set to the right hand side of the chip the cable is moved 
to the right hand aperture and the light focussed onto the chip.
If  necessary turn Y  slowly clockwise to improve the focus and definition. Switch on 
the tunable laser ( if  necessary for difficult set-ups use the boxed, broadband, fixed 
frequency laser which is much higher power) and observe fringe interferometry from 
the bulk of the Silicon chip. If  necessary flip the detector/camera mirror down and 
adjust the x and z control on the free space input to the far right of setup 1 for 
maximum power at the detector, as this is a difficult setting it may be best left to the 
research staff at the start of a series of scans. Return the mirror to the upright position 
and adjust the right hand x micrometer for maximum fringe brightness. Next adjust 
the y micrometer such that the top fringe should become more visible and separate 
from the substrate fringes: the top fringe would be visible at the height in marker on 
the left hand monitor. Adjust x and y controls so that the light is maximised in the top 
layer: it is necessary to diminish the light in the substrate fringes to a minimum even 
if  this means that the top fringe is slightly off maximum, if  necessary iterate between 
the left hand monitor and the detector to obtain the best set-up. Iterate y and z 
micrometer controls to obtain the maximum light on detector and check that the top 
fringe shape is still as you would expect.
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Figure 73 Piezo-electric Controllers.
Finally a piezoelectric controller (figure 73) is located on the shelf above setup 1 and 
the x, y, and z settings on this must be trimmed and iterated to provide the best 
transmission power reading on the detector: optimisation is very important as this w ill 
reduce noise on the scans. The mirror is raised again to check mode shape and 
lowered for scanning. On the scan G U I (graphic user interface: figure 75 Photonetics 
scan) the wavelength variation and power are selected and for the first scan initialise 
is selected, in which case the scan is started once initialisation has occurred.
On completion the scan may be stored electronically and if  it is promising a further 
scan may be taken at reduced variable wavelength range and diminished wavelength 
step size to increase quality. A  polarizer is provided to the right of the free space area 
and 357 degrees selected for T E  scans and 42 degrees selected for TM  scans.
In figure 74 we see the output that would be obtained for the case where the gratings 
were in place on the top of a rib wave guide. In the planar case a series of fringes 
caused by interferometry of the laser light in the substrate is replaced by the 
appearance of a top fringe from the active surface Silicon layer; the monitor screen is 
marked with washable ink during set-up to identify either the position of the output 
wave guide spot or the height of the planar top fringe.
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(a) « (c)
Figure 74 (a) Image of output wave guide showing the top layer and etched rib 
waveguide, (b) unfocused laser output and (c) focused laser output.
In figure 75 we see the photonetics scan graphic user interface, changes to the scan 
parameters are set by mouse and keyboard.
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Figure 75 Photonetics Scan Graphic User Interface.
Finally temperature measurements were achieved with a Peltier heat pump, a large 
copper slab is used to mount the sample providing some thermal stability and a 
feedback looped controller box is used to set the target temperature, the box and 
copper slab are shown in figure 76.
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Figure 76 (a) Peltier temperature controller, (b) Copper Carrier.
Footnote
Please note that rib waveguides had been etched onto one of the planar samples (D1 
Ion as Implanted) by stripping the Silicon Nitride mask from the SO I surface by 
immersing in boiling 8 0 %  Phosphoric Acid for 20 minutes. The ribs were provided by 
etching to a new rib waveguide mask with Silicon Hexafluoride gas. Triple cleaning 
then occurred prior to optical investigation. The sample was damaged in the course of 
external anti-reflection coating and it has not been possible to obtain reflection 
measurements.
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7 RESULTS and DISCUSSION
Introduction
In this chapter we discuss the findings of the transmission tests on the planar gratings 
and analyse the data with respect to changes in grating length, period and mark to 
space ratio. In this regard the samples were labelled as follows:
D  series
D3 represented a standard sample of standard period 228nm but with a length of only 
100 microns, D 1 was the same but with a length of 500 microns and D 2 was of length 
1000 microns: again having the same period.
B series
B l  has a mark to space ratio of 1, B 2 has a mark to space ratio of 1.05, B3 has a mark 
to space ratio of 0.95 and B4 a mark to space ratio of 0.9. Otheiwise all samples have 
a period of 228nm and a length of 250 microns. B5 is the odd one out with a 
periodicity of 248 nm with a mark to space ratio of one and length of 250 microns.
C  Series
C l  has a period of 276 nm, C 2  a period of 200 nm and C3 a period of 176 nm. 
Otheiwise C l -3 have a mark to space ratio of unity and grating length of 250 microns. 
C 4  and C5 have the standard period of 228nm and unity mark to space ratio but are 
200 and 300 microns long respectively.
A s well as investigating the effect of changing the above mentioned parameters a 
sample D 2 as implanted was measured against change of temperature over 15 to 35 
degrees Celsius to investigate whether these gratings could form the basis of a viable 
temperature sensor, or thermally tunable filter.
Furthermore the performance of the ion implanted gratings was contrasted with the 
thermal oxide gratings in order to compare commercial viability. Also where the ion 
implanted samples gave gaps in the results matrix the thermal oxide gratings tended to 
work and vice versa, and this had the beneficial effect of covering most areas of 
investigation.
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In addition an attempt was made at annealing the as-implanted gratings with a view to 
creating gratings of silicon and stoichiometric silica half periods.
Figure 77 apparatus for measuring the transmission grating characteristics
In figure 77 we see in schematic form the equipment used for the transmission 
measurement: the output from the tunable laser is taken to the sample by a mono­
mode optical fibre, next it is aligned and focused by the right hand (input piezo) x,y,z 
stage, it then passes through the sample and is re-focused and aligned by the left hand 
(output piezo) x,y,z stage and finally the output is measured at the detector and saved 
on the computer.
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Figure 78 the sample mounted on the T bar and the x,y,z micrometer stages used 
to align both sets of stages to provide optimum alignment
Figure 78 shows the left and right hand stages for the optical setup. This is obtained 
by shining light from an incandescent lamp onto the SO I, an image of the top layer is 
obtained on the monitor and left hand xyz focussing achieved. Thereafter focussing is 
obtained on the right hand entry side by taking the light from the fibre bundle to the 
input lens and observing the optical transmission through the top layer. Next the laser 
is turned on and the set-up completed to provide the best image of the laser spot on 
the monitor and the best power at the detector. A  scan is initiated on the National 
Instruments graphic user interface and the laser steps through the wavelength range 
selected. If  a functioning grating is present on the sample then the point in the 
transmission where the grating is functioning w ill let only a tiny fraction of the light 
through compared with the areas distant from the Bragg wavelength ‘dip’ in the 
transmission spectrum.
As implanted results.
A s shown in figure 79 the as implanted gratings consist of a half period of silicon and 
a half period of oxygen implanted silicon. The implanted area is slightly below the 
silicon surface due to sputtering during implantation.
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Figure 79 schematic of the as implanted gratings
Figure 42 from section 4.3.2 is reproduced below as figure 80 to show the depth of the 
gratings: the true depth must be of the order of 140nm as can be derived from the %  
disorder curve.
Peak at 70nm
Figure 80 Implantation of oxygen into silicon @ 20keV / 1.6.1017 ions/cm2 [54|
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Table 3 results matrix for TE/TM polarization for the as Implanted samples 
(free space transmission).
T E Markspace
Ratio
Length
micron
Period
nm
Attenuation
dB
FW H M
nm
D ip X nm
B l 1 250 228 3.02 0.9 1543.9
B 2 1.05 250 228 3.3 1 1541.9
B3 0.95 250 228 3.1 1.6 1541.9
B4 0.9 250 228 5.7 1.6 1542
B5 1 250 248 10.37 2.6 1557
C l 1 250 276
C 2 1 250 200
C3 1 250 176
C4 1 200 228 4.2 1 1540.8
C5 1 300 228 5.4 1.2 1544.2
D l 1 500 228 9.6 0.9 1543.9
D 2 1 1000 228 16.8 1 1542.3
D3 1 100 228 3.45 1.6 1541
T M Markspace
Ratio
Length
micron
Period
nm
Attenuation
dB
FW H M
nm
Dip X nm
B l 1 250 228 3 1.3 1535
B 2 1.05 250 228 2 1.5 1533.4
B3 0.95 250 228 2.2 0.7 1534.2
B4 0.9 250 228 3.3 1.6 1536.1
B5 1 250 248 1.5 1.2 15 5 1.1
C l 1 250 276
C 2 1 250 200
C3 1 250 176
C4 1 200 228 2 1.3 1533.4
C5 1 300 228 3.3 1.2 1536.2
D l 1 500 228 3.45 0.9 1534.8
D 2 I 1000 228 11 1 1533.8
D3 1 100 228
Table 3 summarises the free space transmission results for the as implanted samples. 
The designed wavelength for 228nm period is 1550nm and the measured wavelength 
varied between 1540.8 and 1543.9 (samples C4 and D l) . Partial explanation for the 
discrepancy is the fact that Gratingmod is designed for use with Fibre Bragg gratings 
and can only be considered an approximation with respect to simulation of gratings in
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SO I. Further explanation for the differences can be obtained from diurnal temperature 
change affecting the grating response (caused by the thermo-optic effect in the silicon, 
c f Cohen [102] who had derived a result of 2.4nm change over 20 degrees for a 
silicon relief grating) and an error of 4nm in the e-beam writing accuracy associated 
with the Philips fabrication facility in Eindhoven [144]. In general a Full Width at 
H a lf Maximum (FW H M ) figure is achieved of the order of lnm , the only exceptions 
being at the extremities of the wavelength range i.e. sample B5 at 2.6nm (also 4.9 nm 
for sample C 2  made by thermal oxidation); an explanation could be that at the 
extremities of the wavelength range (B 5/C2) higher order modes were coalescing into 
the Bragg dip, but rather a lot of work would be needed to substantiate this.
A  maximum attenuation figure of about 17dB is achieved which is possibly of the 
order of the level of attenuation necessary to justify commercial exploitation.
Figure 81 TE transmission spectrum for D2 as Implanted sample.
In figure 81 we see the best ion as implanted T E  scan with l7d B  attenuation and lnm 
FW H M .
T M  scans were run as well as T E . In general these had smaller peak values for Bragg 
dip attenuation than the T E  for example D2 as implanted had a Peak T M  dip of lOdB
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whereas the peak value of T E  dip was 17 dB a differential of 7 dB . The dips, if  any, 
were sometimes lost in Fabry-Perot/Fresnel noise. There was typically 5-10  nm 
difference in grating wavelength dip. A  TM  scan for D2 ion as-implanted is shown in 
figure 82.
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Figure 82 TM transmission spectrum for D2 as Implanted sample.
Figure 82 above reveals a primary dip at 1535nm compared with that of the T E  at 
I542nm. There is also a secondary dip at 1562 nm compared with 1568 nm for the 
T E . These dips were not caused by T M /T E  breakthrough as the wavelength is not 
consistent. A  sample was damaged during anti-reflection coating (D 1 as implanted) 
but was re-examined and still gave the same second dips even though it only had one 
grating upon re-polishing and its size was reduced to about 3mm by 4mm. Finally non 
apodised gratings give leakage through the side lobes (see figure 83) and these are 
shown in the simulation to be equidistant from the Bragg dip and this is clearly not 
happening with these samples. Figure 83 is shown below for a lOOnm depth of grating 
and clearly shows 40 %  dips in transmission.
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Peak at 1. 55^,
W a v e le n g th  [pm]
Figure 83 simulation of lOOnm depth silica into silicon grating [121]
Thus although higher modality was not conclusively proven to be responsible it was 
emerging as one of the major potential causes of the second dip.
Grating length micron
Figure 84 grating dip versus grating length for as Implanted TE
Figure 84 shows the T E  variation of Bragg dips against wavelength for the as 
implanted samples and with minor variations follows the trend set in figure 32: first 
order simulation reproduced below as figure 86.
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Grating length micron
Figure 85 grating dip versus grating length for as Implanted TM
In figure 85 is plotted the curve of grating dip against grating length for TM  
polarisation for the as implanted samples with period of 228nm. Figures 84 and 85 
follow with minor fluctuation the first part of the first order simulation curve, see 
figure 32 (reproduced as figure 86 below).
Figure 86 (reproduced fromFigure 32) first order grating length simulation [121]
Figures 87 and 88 below show the variation of dip wavelength with duty cycle 
changes for T E  and TM  polarised ion as implanted gratings, and they show slightly 
less change in Bragg wavelength dip than the simulator figure 89.
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duty cycle
Figure 87 dip versus duty cycle as Implanted T E
Figure 88 shows a slight improvement in the TM  ion as implanted scans, plotted 
against change in duty cycle compared with the simulator figure 89.
Dip wavelength versus duty cycle TM
duty cycle
Figure 88 dip versus duty cycle as Implanted TM
125
1556
1549       ---------------------
0.88 0.9 0.92 0.94 0.96 0.98 1 1.02 1.04 1.06
duty cycle
Figure 89 simulated change in Bragg dip with duty cycle
Figure 89 shows the simulated result taken with the latest issue of Gratingmod and 
shows an increase in Bragg dip with change in duty cycle from unity. The agreement 
is qualitatively good for both T E  and T M  polarisations; although the absolute dip 
wavelength is shifted for both T E  and TM , suggesting a shift in the period that could 
be caused by beam straggle/period errors.
Thermal Oxide results
The labelling of the chips for the thermal oxide samples was the same as that of the 
ion implanted samples and the chips were tested in the same way as the as implanted 
samples by placing on the metal T  bar and setting the optics as in the previous.
A i r  S i l i c a  S 13
t r a n s m i t t e d  l ig h t
r e f l e c t e d  Iigh»t 
S i O  2
S i  s u b s t r a t e
Figure 90 diagram of thermal oxide sample
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In figure 90 we see a schematic of the thermal gratings whereby the lOOnm of silicon 
nitride per half period is countered by 140 nm of silica and thus there is a secondary 
grating of 40nm of silica versus silicon underneath the primary grating (upper) of 100 
nm of silica versus silicon nitride.
This is caused by the fact that in order to grow a lOOnm layer of silica above a silicon 
surface about 40nm of silica must be created below the surface (for a discussion of 
this please see the section on thermal oxidation in the fabrication chapter). The overall 
simulation is shown in figure 91.
Dip at 1351 micron
1.54 155 15 6  micron
Figure 91 simulation for the thermal oxide grating at 228nm period
Below we see a sim ilar results matrix for the thermal oxide gratings as was prepared 
for the as implanted gratings and as before it is necessary to bear in mind that D l-3  
varies the effect of grating length and B l -4  vary mark to space ratio and B5 and C l -3 
vary the periodicity and C4 and C5 provide an extra check on the effect of changing 
the grating length.
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Table 4 Results matrix for TE/TM polarization for the Thermal Oxide samples 
(free space transmission).
T E Markspaee
Ratio
Length
micron
Period
nm
D ip X nm FW H M
nm
Attenuation
dB
B l 1 250 228 1545.9 4 2
B 2 1.05 250 228 1544 1.2 0.5
B3 0.95 250 228 1545.2 1.5 4.15
B4 0.9 250 228 1547.4 1.7 8
B5 1 250 248 1566.8 2.6 13.1
C l 1 250 276
C 2 1 250 200 1519 4.9 17.1
C3 1 250 176
C4 1 200 228 1545.9 1.5 2.14
C5 1 300 228 1545.9 0.9 3.3
D i 1 500 228 1542.4 0.6 2.85
D 2 1 1000 228 1546.3 1 3.7
D3 1 100 228 1544.2 1.2 1.7
T M Markspaee
Ratio
Length
micron
Period
nm
D ip X nm FW H M
nm
Attenuation
dB
B l 1 250 228
B 2 1.05 250 228
B3 0.95 250 228 1540.3 0.8 1.65
B4 0.9 250 228 1540.5 1.4 0.73
B5 1 250 248 1541.5 1.7 1.5
C l 1 250 276
C 2 1 250 200
C3 1 250 176
C4 1 200 228
C5 1 300 228
D l 1 500 228
D 2 1 1000 228
D3 1 100 228
Table 4 summarises the thermal oxide results achieved. The gratings display a T E  dip 
magnitude of 0.5 to 4.15 dB with the exception of B5 and C 2 which are 13.1 and 17.1 
dBs respectively. In general a Full Width at H a lf  Maximum figure is achieved of the 
order of lnm . The only exceptions being at the extremities of the wavelength range 
(i.e. 1566 nm for sample B5 and 1520 nm for sample C2). Also samples C 2  and B5 
have only one grating dip that was observable on the current setup. A  possible 
explanation is the avoidance of power division in the existence of higher order modes.
Figure 92 depicts the change in transmission free space attenuation for thermal oxide 
gratings with respect to grating length.
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Grating length micron
Figure 92 grating dip versus grating length for thermal oxide TE
A  comparison with the simulation c f figure 93 (reproduced below from figure 32) 
reveals some conformity with the lower region of the curve.
2000 2500
Length micron
Figure 93 (reproduced from Figure 32) first order grating length simulation
(1211
Figure 94 shows the result for B5 T E  Thermally Oxidised and shows a large increase 
in the magnitude of the wavelength of the Bragg Dip due to increasing the grating 
period to 248 nm and an increase in FW H M , also the magnitude of the attenuation 
depth is increased possibly due to no observable second peak (up to 1620nm: as 
observed on the Agilent laser), as before.
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Figure 94 B5 TE thermal oxide scan for free space transmission
Dip at 1571 nm
156 157 158 micron
Figure 95 simulation result @ 248nm period (B5 TE)
In figure 95 we see the simulation result for the period change the wavelength 
difference may be caused by the +/_ 4nm shift in the period.
In figure 96 we see a reduction in the dip wavelength for sample C 2  where the period 
is reduced to 200 nm and also an increase in the dip magnitude and FW H M  and there 
being again no observable second dip.
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Figure 96 C2TE thermal oxide free space transmission spectral scan
In figure 97 is shown the simulation result and shows good agreement with figure 96. 
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Figure 97 simulation result at 200nm period for C2 TE thermal oxide
In figure 98 we see the variation of the Bragg dip wavelength with the grating period 
which has but three data points and is only for thermal oxide: again due to sample 
scarcity. This follows the linear law predicted by theory cf equation 19.
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1570
230 
Period nm
Figure 98 TE polarization dip versus period (thermal oxide only)
In figure 99 we see the result of the simulation for dip versus period and shows good 
agreement but with only three data points.
Grating period nm
Figure 99 simulation of dip versus period
The curve of mark to space ratio against Bragg dip is plotted in figure 100 but only 
for the T E  polarisation of the thermal oxide gratings as TM  did not function.
132
1548
0.88 0.9 0.92 0.94 0.96 0.98
Duty cycle ratio
1.02 1.04 1.06
Figure 100 dip versus duty cycle thermal oxide: TE polarisation
Figure 100 shows an increase in the dip wavelength with departure from unity duty 
cycle.
duty cycle
Figure 101 (from Figure 89) simulated change in Bragg dip with duty cycle
Figure 101 (Figure 89, reproduced from before) shows the simulated result taken with 
the latest issue of Gratingmod and shows an increase in Bragg dip with change in duty 
cycle from unity and in this respect bears the most similarity to the thermally oxidized
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grating result. The thermal oxide gratings have no implantation straggle and this may 
well be the reason. The absolute agreement is off by less than lOnm which may be 
due to lateral diffusion of oxide.
Comparison of as implanted and thermal oxide gratings
With regard to length of grating the as implanted gratings gave a better Bragg dip 
attenuation than the thermal oxide for example D2 as implanted gave 16.8 dB 
attenuation as opposed to 3.7 dB for D2 thermal oxide. The reason for this is possibly 
due to the refractive index difference.
P e a k  a t  7 0 n m
Figure 102 (figure 42) Implantation of oxygen into silicon @ 20keV / 1.6.1017
ions/cm2 [54|
As seen in figure 102 (42 reproduced) above the as implanted gratings give about 140 
nm of percentage disorder which is the same as the 140 nm of thermal oxide created 
to level the thermal silica with the 100 nm of deposited silicon nitride mask. Another 
possibility might be the shape of the gratings since the thermal oxide gratings must be 
approximately rectangular in profile as opposed to the implanted gratings, which are 
the product of random collisions and slowing of passing ions with interaction with 
valence electrons.
Enlarged dips of 13 and 17 dBs were obtained at 1566 and 1520 nm respectively 
(thermal). This may be caused by power division between modes for the intermediate 
wavelengths. Sample B5 ion as implanted gave extra attenuation sim ilarly to its
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thermal oxide counterparts and also displayed a broadening of the FW HM . This 
would seem to fit in with the modality theory rather than being caused by the 
fabrication. Sample C 2  as implanted did not work so no possibility of comparison 
exists. With regard to period versus Bragg dip only two results are available for as 
implanted so no possibility of comparison exists. With regard to the changes in duty 
cycle there was some sim ilarity between the thermal oxide experimental result and the 
simulation and this might be expected from the fact that they had no implantation 
straggle. The as implanted T E  and TM  results showed a little increase with change in 
duty cycle. This probably means that straggle swamped the masking changes (22.8nm 
maximum) and was caused by ion beam divergence.
Despite the fact that the last two effects were mainly observed in the thermally 
oxidised gratings, they can be extrapolated for as Implanted and thus a full set of 
results have effectively been obtained with regard to the two original SO I samples and 
the masking changes implicit on them.
The temperature response of sample D2 Ion as Implanted was taken over a range of 
20 degrees.
Figure 103 temperature response experiment (a) Peltier temperature controller,
(b) Copper Carrier.
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In figure 103 we see a photograph of the Peltier controller and copper carrier used in 
the temperature experiment: the sample is placed in a thermal circuit with the Peltier 
heat pump by virtue of being placed on the copper carrier and this is connected to the 
power supply and also feedback to the power supply switches off the power supply 
once the required temperature is achieved.
The purpose of the experiment was to establish the grating’s credentials as a potential 
temperature sensor and to compare the change in Bragg response with theory. The 
sample was placed on the sample holder above the Peltier heater mounted in the base 
of the Copper holder. The required temperature was selected on the control and when 
this was reached the indication of heating/cooling ceased. Once this had occurred the 
spectral scan was initiated. The results were taken on the same day and completed in a 
single run starting at 15 degrees and ending at 35 degrees.
Temperature Celsius
Figure 104 the variation of Bragg Dip versus Temperature.
In figure 104 we see that the relationship between the Bragg dip wavelength and the 
temperature, this is a fitted linear line to the results in table 5. Table 5 shows the scans 
were achieved with a shift of 0.3/0.4nm in the Bragg dip for every five degrees 
change in temperature. The result achieved is a shift of 1.4 nm whereas Cohen [102] 
obtained a shift of 2.4 nm over a 20 degrees change in temperature for a silicon relief
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grating designed for 1537 nm. Cohen attributed its 8x difference to SiO N due to the 
latter having a lower thermo-optic coefficient. In this case the difference between the 
figures obtained and Cohen’s could be caused by either the poor conductivity between 
the sample and the Peltier or by the difference in thermo-optic effect between 
silicon/air gratings and silicon/as-implanted (damaged) silicon gratings.
Table 5 experimental results for the measurement of Bragg dip variation with 
temperature
Temperature W avelength nm
15 1539.7
20 1540.1
25 1540.4
30 1540.7
35 1541.1
Figure 105 shows the outer limits on the transmission curves over 15 to 35 degrees. 
The results obtained confirm that the samples could be used to create a viable 
temperature sensor for changes in the ambient temperature as well as a tunable filter. 
The spectrum taken at 15 degrees was run first thing in the morning and the spectrum 
at 35 degrees was taken about midday it is possible the difference in dip attenuation 
was caused by a shift in the ambient temperature.
1 5 d e g  
3 5 d e g
Figure 105 the outer limits of the transmission curves at 15 and 35 degrees 
(blue=15 and pink=35 degrees, respectively)
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Atomic force microscopy (A FM  [145, 146] was applied to the as implanted samples 
and showed the horizontal lines as viewed from the top of the implanted pattern of the 
gratings figure 106.
Figure 106 shows AFM (D l) from above and shows the ion implanted grating
lines
Atomic force microscopy was applied to the as Implanted samples and revealed ridges 
60nm deep as demonstrated in figure 107.
Figure 107 AFM of sample Dl (Ion as Implanted) revealing 60nm peaks
A  sixty nm relief grating was simulated see figure 108 and revealed over 90 percent 
reflection of transmitted spectra at the target wavelength, since this is not revealed in 
the spectra of D l as implanted the conclusion that somehow surface roughness had 
occurred in the sample and was not periodic was unavoidable and this would explain 
some of the noise in the as implanted spectra.
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Figure 108 60 nm relief grating simulation: silicon/air
Annealing
The annealing was carried out at the Ion beam centre at Surrey University where the 
samples were held at the anneal temperature for four hours before cooling. The 
annealing was carried out in an argon environment.
Figure 109 the effect on the TE curve of annealing sample C5 at 1100 degrees
In figure 109 we see the effect on the TE transmission curve o f  C5 o f  annealing at 
1100 degrees and observe the extra noise compared with figure 110: as-implanted.
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1Figure 110 the TE resultant of sample C5 as implanted
In figure 110 we see the dip is slightly less: 4.5 dB as opposed to 6dB and the noise is 
o f  a different period, the noise in the as implanted is Fabry-Perot. The noise addition 
in the annealed sample is possibly caused by the incomplete nature o f  the anneal, 
leaving un-aggregated silica islands next to the silica layer and possibly causing 
diffraction effects [23].
Figure 111 the rounded edge of the damaged grating
140
In figures 111 and 112 we see the disastrous effects o f  annealing at 1350 
damage to the grating in 111 and de-lamination in 112.
degrees with
Figure 112 the damaged grating at the top and delamination below
Sample B4 was annealed to 1350 degrees but experienced de-lamination o f  the top 
layer and loss o f  grating function (see figures 111 and 112).
This was thought to be due to the usage o f  Smartcut ™  SOI wafers which are 
considered to be more fragile than Simox or Besoi[see references 147, 148],
With this in mind D3 was chosen as a sacrificial sample and annealed at 1100 
degrees. At 1100 degrees the noise on the scan was increased but the transmission 
dips were still in the same place. Sample D3 gave a better TE grating dip than as- 
implanted but the noise was considerably enhanced possibly as the annealing was not 
at the ideal temperature (1350 degrees for four hours [24]).
Sample D3 was further annealed to 1200 degrees but showed delaminating damage at 
the facet edges and the grating structure was destroyed as with B4: the outlines o f  the 
grating were still visible but the grating was reduced to several discontinuous oval 
shapes and showed no evidence o f  a grating dip on the transmission setup.
Sample C5 was only taken to 1100 degrees annealing for four hours. C5 gives 6 dB 
attenuation in the Bragg TE dip after annealing as opposed to 4.5 before. As can be
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seen from the scan little change in Bragg Dip wavelength had occurred but the noise 
had changed giving rise to the suspicion that incomplete annealing had occurred and 
the islets o f  silica caused by the implantation had not completely conglomerated and 
were causing problems with the spectral scans [23] see figures 109 and 110. 
Uncertainty
The periodicity caused by the e-beam writing was considered to have an error o f  4nm
[144] and so, from figure 95, must be causing an error o f  4nm on the position and 
from table 5 the possible variation in ambient temperature in the autumn o f  about 15 
degrees gives an error o f  about lnm in dip value (since 20 degrees gave an overall 
change o f  1.4 nm) and so the overall error in Bragg dip reading may be as high as 
5nm from one sample to another. D2 thermal oxide gave a dip at 1546 nm this being 
the highest o f  that type whereas the simulator gave a result o f  1551 nm and thus there 
is an uncertainty in the simulation o f  about 5 nm; possibly some o f  this difference 
being due to the fact that there is an uncertainty in the simulation as Gratingmod is 
designed for FBGs.
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8 Discussion
Introduction
This project has been beneficial both academically to the author and to the field o f  
silicon photonics. The results obtained from the study o f  flat Bragg gratings in SOI 
have produced a better understanding o f  planar SOI waveguides. It has also been an 
interesting project from the evolution o f  the fundamental concepts necessary to design 
the device, to the experimental considerations for properly investigating the 
characteristics o f  the fabricated devices. Also, with the unexpected results such as 
secondaiy dips in the transmission spectra, a more fundamental level o f  understanding 
o f  these devices has been obtained by the author. The aim o f  this chapter is to discuss 
the key findings o f  this research and the conclusions that may be drawn from them.
Gratings have been demonstrated functioning at 1540nm (TE mode) a significant 
telecommunications wavelength and this is sufficiently near to the target o f  1550nm 
bearing in mind the error o f  4nm on the periodicity [144] and the rather approximate 
method o f  simulation to validate the design process. I f  these gratings could be 
inexpensively manufactured then items o f  use in Wavelength Division Multiplexing 
such as add drop filters, wavelength routers, Fabry-Perot cavities and tuneable filters 
could be realised in SOI and mass produced thus reducing cost and increasing market 
share.
Transmission dips o f  the order o f  17 dB, coupled with a FWHM o f  lnm has been 
obtained at a grating length o f  1000 micron with sample D2 as implanted. Attenuation 
o f  17dBs has also been achieved with just one grating dip observed: with sample C2 
thermally oxidised which was a quarter o f  the length o f  sample D2 as Implanted. 
Sample C2 thermal oxide seems to imply that greater grating efficiency can be 
possible.
D l-3  (with 100, 1000 and 500 microns o f  grating length respectively) as implanted 
gratings reveal a linear increase in grating attenuation (expressed in dBs see figure
143
113 reproduced below for the TE polarization plot) as a function o f  the increase in 
length.
Grating length micron
Figure 113 reproduced from Figure 84 grating dip versus grating length for Ion
as Implanted TE
This compares with the lower portion o f  the simulation figure 114 reproduced below.
Length micron
Figure 114 reproduced from Figure 32 first order grating length simulation [ 1211
Figure 114 reproduced above derived by way o f  the Gratingmod ™  simulator 
suggests a region o f  the grating length versus attenuation curve where the relationship 
is linear. The primary dip wavelength in as implanted samples o f  the same nominal
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periodicity varies from 1541 to 1543.9nm. The deviation from the nominal design 
wavelength may be caused by the uncertainty in the periodicity which had a possible 
maximum variation o f  4nm [144]. Figure 115 has a slope o f  unity for change in Bragg 
dip wavelength with period and therefore a change in wavelength o f  4 nm would be 
observed.
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Figure 115 dip versus period (thermal oxide only)
The full width at half maximum (FW HM) was found to be lnm or less (with the 
exception o f  B2/C5 for which see below), this agrees well with the lnm obtained by 
simulation see figure 50 reproduced below for a 100 nm depth grating. Samples B l, 
B2, B3 and B4 (duty cycle 1, 0.9, 0.95 and 1.05) as implanted reveal little change in 
attenuation, FWHM, and dip wavelength with duty cycle. This may be caused by 
problems with the ion implantation straggle swamping the changes in duty cycle o f  
the gratings. Since the change in duty cycle is o f  the order o f  10% o f  the period 
(228nm) this is consistent with the 22.3nm straggle predicted by SR1M (see Appendix 
1). The extra error must have been caused either by the ion beam being divergent. 
From the present data it is not possible to gain a quantitative estimate o f  the straggle.
Sample B5 (248nm periodicity and 250nm length) as implanted displays a shifted dip 
wavelength consistent with its increased periodicity and also shows increased 
attenuation at the dip wavelength compared to its as implanted counterparts o f  the 
same length. Possibly this is caused by the fact that although the sample has a second 
dip at I620nm, it is fairly small compared with the others and represents only a small 
loss o f  energy to higher order modes. The increased Full Width at Half Maximum is
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possibly due to modality. The second dips were not caused by TM /TE breakthrough 
as the wavelength is inconsistent. The size and the number o f  gratings per chip were 
also not a factor. Finally non apodised gratings give leakage through the side lobes 
(see figure 50) and these are shown in the simulation to be equidistant from the Bragg 
dip and this is clearly not happening with these samples. Figure 50 is reproduced 
below as 116.
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Figure 116 (Figure 50) Transmission (green)/Reflection (blue) spectrum for
60nm depth of grating
Thus higher modality was shown to be one o f  the more probable causes o f  the second 
transmission minima in the free space scans.
The thermal oxide gratings gave a dip o f  lower attenuation than the ion as implanted, 
with the exception o f  B5 and C2 at the edge o f  the range o f  wavelengths considered. 
These two samples also gave increased FWHM compared with the rest. It is not 
possible to create a definitive conclusion on the basis o f  the data: no second dips were 
observed but this is just in the confines o f  the measurement taken (1500 to 1610 nm) 
on the then available setup. The possibility that in their case higher order modes were 
coalescing into the main Bragg dip and increasing its dip attenuation and FWHM 
exists; however, much work would be needed to substantiate this hypothesis.
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The variation o f  Bragg dip (as implanted) with temperature was monitored and found 
to be linear see figure 117 reproduced below, in agreement with Cohen et al. [102] 
and reported to be dependent on the thermo-optic effect o f  silicon.
Temperature Celsius
Figure 117 the variation of Bragg Dip versus Temperature.
The gratings made at Surrey University display a change o f  1.4 nm over a variation o f  
20 degrees and Cohen’ s silicon relief gratings are showing 2.4 nm shifts over a 
similar range the difference either caused by different thermo-optic effect in the 
gratings or poor contact with the Peltier. However despite the differences the basis for 
a temperature sensor (or thermally tunable filter) has been shown.
An increase in Bragg dip wavelength with deviation from unity duty cycle ratio was 
observed for the thermal oxide gratings (see figure 118).
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Figure 118 dip versus duty cycle thermal oxide
This compares favourably with the simulation figure 119 shown below.
duty cycle
Figure 119 simulated change in Bragg dip with mark to space ratio
The reason for this may be that the thermal oxide gratings have no implantation 
straggle and thus give a genuine result whereas the ion implanted ones may have 
sufficient straggle to swamp the experiment. The figure o f  22.3nm straggle that had 
been predicted by Srim (Appendix 1) is o f  the same order as the variation in the duty
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cycle o f  the grating masks (10% o f  228nm being 22.8nm). Quantitative conclusions 
are difficult to draw but clearly any change in duty cycle according to the simulator 
causes an increase in dip wavelength, this is confirmed by the thermal oxide result 
with the difference in absolute wavelength possibly caused by oxide diffusion and the 
difference between as implanted and thermal oxide due to implantation straggle.
Atomic Force Microscopy (AFM ) showed 60nm fluctuations in the surface o f  the ion 
as implanted gratings. According to the modelling if  this were periodic it should have 
created a grating with 90% Bragg dip attenuation in transmission since this was not 
the case the surface roughness must be random and must therefore have made a 
contribution to the noise in the results. This is shown in figure 120 reproduced below.
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Figure 120 60 nm relief grating simulation: silicon/air
Annealing was only partially successful with grating damage occurring at or above 
1200 Celsius. The wafers were Smartcut and could not survive the target temperature 
o f  1350 Celsius for four hours [24], Smartcut does seem to exhibit fragility compared 
with other SOI [147, 148]. The results o f  the annealing were inconclusive but the dip 
magnitude increased by 1.5 dB and there was more FP noise.
The thermally oxidised gratings at 228 nm periodicity display a variation in dip 
wavelength from 1542.4 nm to 1546.3 nm as measured on samples D l, D2 and D3.
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From the previous discussion o f  temperature the variation in dip due to ambient 
changes could be as high as lnm. The uncertainty in e-beam positioning was given as 
4nm maximum [144] thus the 3.9nm differential is easily explained by e-beam plus 
ambient. The target wavelength was 1551 nm see figure 121: simulation. Thus the 
maximum difference between the simulation target and the result for sample D2 
thermal oxide was 4.7nm; possibly some o f  this is due to the fact that Gratingmod was 
designed for FBGs and not SOI.
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Figure 121 simulation for the thermal oxide grating at 228nm period
Whilst the Thermally Oxidised gratings would provide a better engineered product it 
is likely that some sort o f  variation on the implantation approach would involve less 
production steps and be more commercially viable. The attempt to create 
stoichiometric Silicon Dioxide is less likely to appeal to industry since it involves the 
further expensive and time consuming step o f  annealing and also increased 
implantation dose. The as implanted samples proved that implantation damage could 
create good gratings despite the 500 degrees elevated temperature o f  implantation 
used to provide first order healing o f  implantation damage. Thus, if it were viable, 
masking followed by room temperature implantation, could create gratings using 
implantation damage and provide a two step and therefore simple and cost effective 
production sequence.
It is the author’ s contention that Bragg gratings could be made commercially viable 
by way o f  masking and implantation without the annealing step (once the work had 
been done to establish the viability o f  room temperature implantation) and that this
Dip at 1.551 micron
L
r
j
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would establish a technique which would be in contention with Ring Resonators in 
Wavelength Division Multiplexing, Silicon on Insulator applications, and that the ease 
o f fabrication o f grating related SOI could lead to gratings becoming the method o f 
choice in many applications (much as macro-gratings had become the method of 
choice as opposed to prisms in the realm o f spectrometry etc.). It is admittedly not 
always easy for an external observer to deduce why a technique had become a method 
o f choice in industry, but in this case the process is ergonomic, needing little initial 
tooling once the process setup is complete, leads to mass production fairly easily and 
so the prediction as to what industry might do in terms o f ULSI communications 
bottlenecks is not very risky. For an example o f applications in ULSI please see the 
work o f Kintaka et al [57] and their comments with respect to Bragg gratings and 
Wavelength Division Multiplexing.
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9 Conclusion
It should be possible to create gratings with FWHM of lnm and functioning anywhere 
in the region o f 1520 to 1570nm by varying the periodicity from 200 to 248nm. Also 
gratings o f 17dB attenuation have been demonstrated using a grating repeat length of 
250nm. (In order to achieve this it is necessary to investigate the causes o f the 
enlarged FWHM at the extremities o f the wavelength range which may well be 
caused by modality.)
The possibility o f creating Bragg gratings by thermal oxidation, ion bombardment 
damage and to a lesser extent ion bombardment unto stoichiometry via annealing have 
been investigated and presumably the bombardment damage, especially if it could be 
achieved at room temperature, would be the most ergonomic and likely to become the 
method o f choice in industry.
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10 Future Works
Introduction
A series o f additional experiments can be envisaged to further develop the 
understanding o f the work in this project. This work is presented in the list below.
i One o f the issues with the methodology o f the project is that it is 
difficult to simulate planar or rib wave guide photonics and then 
superimpose a Bragg grating and then move on into fabrication. In the 
absence o f a more rigorous mathematical analysis o f the effect of 
gratings in SOI a more pragmatic approach was adopted using 
approximate simulation. Placing a Bragg grating on the top o f a rib 
waveguide or a planar waveguide affects the optical field situation and 
affects modality [88, 98]. The presence o f secondary dips in some of 
the transmission spectra suggests the existence o f higher order modes. 
The ‘ second dip phenomenon’ was unchanged with reducing chip size 
since one o f the gratings obtained after the abortive attempt at anti­
reflection coating was left on an area o f silicon approximately 4 by 3 
mm. and this was polished and tested. Likewise reducing the number 
o f gratings per chip from two to one had no effect. The second dip 
phenomenon was not related to TM/TE breakthrough as the 
wavelength was inconsistent but was not observed with thermal oxide 
samples C2 and B5 dipping 1520 or 1567 nm although they had 
increased FWHM. This further suggests modal issues in 1.5 micron 
SOI at or around 1550nm, see figure 122 below.
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Figure 122 C2TE thermal oxide free space transmission spectral scan
However, in the absence o f an accurate theory of gratings in SOI a 
more definitive conclusion cannot be drawn. Thus there is the need for 
more theory and experiment.
2 Try implanting Nitrogen into SOI for comparison, since it is 
reasonable to assume that a commercially viable process for creating 
gratings involving masking and implantation has been described but no 
comparison o f implantation ions has been attempted. It would also be 
instructive to see how the extra mobility o f the nitrogen ions affect the 
depth o f implantation and thereby grating performance and possibly to 
compare oxygen and nitrogen based annealing.
3 It would be instructive to compare different implantation temperatures 
in order to investigate the effects on implantation damage and its 
healing. From this would come an understanding of the refractive 
index change on the exposed wafer areas. It may well be that the
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gratings could be constructed with room temperature implantation. If 
this turns out to be the case then it is necessary to optimise the 
refractive index change with respect to ion flux. Once this work is 
completed industiy could be presented with an inexpensive two step 
package for creating Bragg gratings en masse.
4 A tuneable optical add-drop multiplexer based on the thermo-optic 
effect could be demonstrated by incorporating the gratings into a 
Mach-Zehnder interferometer in the manner of Tao Chu [149] with the 
exception o f utilising rib waveguides rather than his wire waveguides, 
and this again would be o f considerable benefit to WDM SOI research.
5 Reflection tests should be carried out on the gratings. In house rib
waveguides had been etched onto one of the samples (Dl as 
implanted) by stripping the silicon nitride with boiling phosphoric acid 
and etching with silicon hexafluoride gas. This sample was destroyed
in the course o f externally contracted anti-reflection coating and so no
results have been reported here.
6 It would be good to apodise the gratings and observe the effect on
side-lobe suppression also it might help to reduce oscillations in the 
transmission/reflection spectra which would be a possible contribution 
to noise. Apodisation could either be by way of vaiying the amplitude 
or duty cycle o f the gratings.
7 If possible sine and square gratings could be compared with a view to
investigating whether they might provide lower loss or better 
reflection, although fabrication issues might make this difficult.
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8 Although the temperature dependence has been determined it would be 
helpfiil to demonstrate a fully characterised working temperature 
sensor and a thermally tunable filter with feedback control.
9 Gas, liquid and proximity sensors could be demonstrated, it should be 
possible to encapsulate the gratings to protect against hazardous 
environments.
10 The chips were Smartcut ™ and experienced complete de-lamination 
on annealing at 1350 degrees [147, 148] which would otherwise be the 
ideal annealing temperature in the absence of optical annealing [24, 
27]: the usage o f Besoi or Simox would presumably enable higher 
annealing temperatures (1100 degrees was used). In general grating 
transmission attenuation had improved with annealing but more noise 
was visible. A better approach to stoichiometry would be provided by 
using other SOI and annealing to 1350 for four hours [24].
11 Silicon Nitride was used as a mask for this project and was invaluable 
since it not only functioned as a mask for the ion implantation but also 
for the thermal oxidation as it was impervious to oxygen or water 
vapour penetration. If however, stoichiometry was to be achieved for 
shallow gratings then possibly an ion flux o f greater than 1.6 x 1017 
ions/cm2 would be considered, in which case the nitride mask would be 
completely sputtered and become useless. Therefore other masking 
would need to be considered.
12 In the published literature relating to Silicon on Insulator, Bragg 
Gratings are either configured as high reflectivity periodic structures 
used to improve Fabry-Perot cavity finesse (Liu and Chou [78]) or as 
part o f a hybrid p-i-n modulator which is used to vaiy the Bragg dip
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wavelength and hence the intensity o f the propagating light (Cutolo et 
al [61]). Therefore, the idea that every instance o f macroscopic 
gratings could be replicated in SOI had not been completely 
investigated. There was some talk at the University of Alberta o f 
attempting to realise Cutolo’s work with electrical control o f Bragg 
dip, in the real world, since his work was in simulation, but thus far 
nothing has been published. The gratings created in this project could 
be used in this respect.
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Appendix 1 SRIM
Srim was mn to obtain figures for straggle as well as compare implantation 
depths. The figures obtained are reproduced below and the row o f interest to 
the project is that commencing 20 keV and giving a longitudinal straggle of 
223 angstroms.
SRIM Version — > SRSM-20OD.59 
Cafe, date May 1% 2004
asaEisannEsssssOTSSSsssHaEssiaanESSDSSmKss—— —sssaaaEffsss
Target * Oxygen In Silicon
Density 3 2.3212i+00g/Cra3s 49770E+22 .alMa/cmS 
Target Cwpcsfflon 
m m  A i m  Atomic Mass 
Name Numb P m m l . P a m n \
M M  M M  .b ^ ^ m  =-.r-=.uao E a r n ? ?
si H4 m m  m m  
Djssc Fiio N a m e = Q$f gen in Silicon 
Sieppi^g Unite® M W  I (mgfemg)
inn a Q ^ q m  [§], Mass s 18,995 imu
ion 4EM% dE/dbc Projected Lwigituinil Lateral
Inaigy lies, Nu^agr P a n p  Straggling Slrigpg
to, m m slssse-oi 7.364141 249 A 132 A 96A
11,00 keV m m m i 7.318141 270 A 142 A 103 A
12.00 taV &OOOE41 7J44E41 292 A 162 A 111A
1 1 0 0k»v 6.276141 7,169141 314 A 161A 117 A
1400 W §.462141 7J0SSSM 336 A 170 A 124 A
IfcQQlwV &622E-Q1 m m m 368 A 1BGA 131A
16.00 k W 6,7641-01 &8Q6&01 380 A 169 A 1:33 A
17.00 kav 6.340141 m h A m  a 144 A
18,00 ka-v 7.090E41 &76QE41 m  a 206 A 181A
20.00 k W 7.378E41 m m m 469A 223A 164. A
32.80 k w T.7D9E41 §.44SE41 524 A 244 A 130 A
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Appendix 2: RSoft Gratingmod Software [121]
A: Programme to simulate grating reflectivity at various depths of implantation.
Aveheight = (Max_height+Min_height)/2 
L = 1000
M axheight = M inheight+M oddepth 
M inheight = 1.45 
M oddepth = 0.05 
Period = 0.228
alpha = 0
background_index = 1.447 
boundary_max_y = 1.52 
cover_index = 1 
delta = 2.031 
dimension = 3 
domainmax = 5 
eim = 0
free_space_wavelength = 1.55 
grating_fixlambda = 1 
grating_mode_output = 0 
grating scan option = 4 
height = 1.5
index_display_mode = DISPLAY_CONTOURMAPYZ
lcO = (2*pi)/free_space_wavelength
launchtype = LAUNCH_GAUSSIAN
profilejype = PROF_STEPINDEX
simtool = STGRATINGMOD
slab_height = 0.6
slice_display_mode = DISPLAY_CONTOURMAPXY 
structure = STRUCT_RIBRIDGE 
width = 1 ! 
user_taper 1
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type = UF_GRATING 
gr_profile_type = 1
gr_apodizationJype = APOD_UNIFORM 
gr_chirp_type = CHIRP_LINEAR 
gr_phase = 0 
gr_period = Period 
gr_apodization_coef = 0 
gr_chirp_coef= 0 
end usertaper
segment 1
index_taper = TAPER_USER_1 
height_taper = TAPER_USER_1 
begin.x = 0 
begin.z = 0
begin.height = Ave_height 
end.x = 0 rel begin segment 1 
end.z = L rel begin segment 1 
end. height = Min_height 
end segment
N.B. Please note that with Gratingmod ™  it is necessary to first run the mode 
simulator and then run the full simulation with the usage of the pre-determined 
modal characteristics otherwise modal considerations will cause programme 
errors.
Appendix B Programme obtained from RSoft to simulate mode change in a 
complex grating.
Depth = 0.1
Length = 1024
NO = baclcground_index
Nl_average = (Nl_min+Nl_max)/2
Nl_max = Nmatl
NI min = NO
173
N2_average = (N2_min+N2_max)/2
N2_max = Nmat2
N2_min = Nmatl
N3 =Nmatl
N4 = Nmat3
Nmatl = 3.3
Nmat2 = 3.5
Nmat3 = 1.5
Period = 0.228
W l = 0!*(5/12)
W 2 = 0.2
W3 = 0.3 
W4 = 0.4 
alpha = 0
backgroundindex = 1 
boundary_max = 2 
boundaryjnin = -2 
delta = 0 !
domain_min = 0.5* Period 
eim = 0
free_space_vvavelength = 1.55 
grating_scan_option = 7 
height = 0
index_display_mode = DISPLAY_CONTOURMAPXZ
lcO = (2 *p i)/free_space_wave length
launch_position = -0.5
launchjype = LAUNCH_GAUSSIAN
launchwidth = 0.15
profiletype = PROFSTEPINDEX
sim jool = STGRATIN GMOD
slice_step_size = Period/4
step_size = Period/4
width = 5
user_taper 1
type = UFGRATING 
gr_profile_type = 0
gr_apodization_type = APOD_UNIFORM 
gr_chiip_type = CHIRP_LINEAR 
gr_phase = 0 
gr__period = Period/2 
grapodizationcoef = 0 
gr__chirp_coef = 0 
end user_taper
usertaper 2
type = UFGRATING 
gr_profIle_type = I
gr__apodization_type = APOD_UNIFORM 
grch iiptype = CHIRPJLINEAR 
grjphase = 0 
gr_period = Period 
gr_apodization_coef = 0 
gr_chirp__coef = 0 
end user taper
segment 1 
color = 9
begin.x = -WI/2-W2-W3-W4 
begin.z = 0 
begin, width = WI
begin.delta = NI_max+0*Nl_average-N0 
end.x = 0 rel begin segment 1 
end.z = Length rel begin segment 1 
end. width = W l
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end.delta = N l_max+0*N l_min-N0 
end segment
segment 2
color =12 
begin.x = width/2 
begin, z = 0
begin.delta = Nmat3-N0 
end.x = 0 rel begin segment 2 
end.z = Length rel begin segment 2 
end.delta = Nmat3-N0 
end segment
segment 3
color = 10
begin.x = -W2/2-W3-W4 
begin.z = 0 
begin.width = W2 
begin.delta = N2_average-N0 
end.x = 0 rel begin segment 3 
end.z = Length rel begin segment 3 
end.width = W2
end.delta = N2_average+0*N2_max-N0 
end segment
segment 4
color = 11
begin.x = -W3/2-W4
begin.z = 0
begin.width = W3
begin.delta = N3-N0
end.x = 0 rel begin segment 4
end.z = Length rel begin segment 4
end.width = W3
end.delta = N3-N0
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segment 5
color = 13 
begin.x = -W4/2 
begin.z = 0 
begin, width = W4 
begin.delta = N4-N0 
end.x = 0 rei begin segment 5 
end.z = Length rei begin segment 5 
end.width = W4 
end.delta = N4-N0 
end segment
end segment
launch_field 1
launch_pathway = 0 
launchJype = LAUNCH_G AUS SIAN 
launch_tilt = 0 
launch_mode = 0 
launchmoderadial = 1 
launch_width = 0.15 
launch_position = -0.5 
end launch_field
Appendix C Programme obtained from RSoft to simulate complex grating 
characteristics.
Depth = 0 !
Length =100 
NO = background_index 
N l_average = (N l_min+Nl_max)/2 
N1 max = Nmatl
177
N l_min = NO
N2_average = (N2_min+N2_max)/2
N2_max = Nmat2
N2_min = Nmatl
N3 = Nmatl
N4 = Nmat3
Nmatl = 3.3
Nmat2 = 3.5
Nmat3 = 1.5
Period = 0.2456
W l= 0 .1
W2 = 0.2
W3 = 0.3
W4 = 0.4
alpha = 0
backgroundindex = 1 
boundary_max = 2 
boundarymin = -2 
delta = 0.1 
domain_max = 1 
domain_min = 0.5* Period 
eim = 0
free_space_wavelength = 1.55 
gratingfixlambda = 1 
grating_mode_autocalc = 0 
grating_mode_file_back_ 1 = ff.mOO 
grating_mode_file_fwd_l = ff.mOO 
grating_mode_numback = 1 
grating_mode_numfwd = 1 
grating scan option = 7 
height = 0
index_display_mode = DISPLAYJ^ONTOURMAPXZ 
kO = (2*pi)/free_space_wavelength 
launch_position = -0.5
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launchtype = LAUNCH_GAUSSIAN
launch_width = 0.15
profile type = PROFSTEPINDEX
sim tool -  ST_GRATINGMOD
slice_step_size = Period/4
step_size = Period/4
width = 5
user_taper 1
type = UFGRATING 
gr_profile_type = 0
gr_apodization_type = APODUNIFORM 
grchirptype = CHIRPLINEAR 
gr_phase = 0 
gr_period = Period/2 
gr_apodization_coef = 0 
gr_chiip_coef = 0 
end user_taper
usertaper 2
type = UFGRATING 
gr_profile_type = 1
gr_apodization_type = APOD_UNIFORM 
gr_chirp_type = CHIRP_LINEAR 
gr_phase = 0 
gr_period = Period 
gr__apodization_coef = 0 
gr_chirp_coef = 0 
end user taper
segment I 
color = 9
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indexjaper = TAPER_USER_2 
begin.x = -W1/2-W2-W3-W4 
begin.z = 0 
begin.width = W1 
begin.delta = Nl_average-NO 
end.x = 0 rel begin segment 1 
end.z = Length rel begin segment 1 
end.width = W 1 
end.delta = Nl_min-NO 
end segment
segment 2
color = 12 
begin.x = widtli/2 
begin.z = 0
begin.delta = Nmatl-NO 
end.x = 0 rel begin segment 2 
end.z = Length rel begin segment 2 
end.delta = Nmatl-NO 
end segment
segment 3
color = 10
index taper = TAPER USER 2 
begin.x = -W2/2-W3-W4 
begin.z = 0 
begin.width = W2 
begin.delta = N2_average-N0 
end.x = 0 rel begin segment 3 
end.z = Length rel begin segment 3 
end.width = W2 
end.delta = N2_max-N0 
end segment
segment 4
color = 11
begin.x = -W3/2-W4 
begin.z = 0 
begin, width = W3 
begin.delta = N3-N0 
end.x = 0 rei begin segment 4 
end.z = Length rei begin segment 4 
end. width = W3 
end. delta = N3-N0 
end segment
segment 5
color = 13 
begin.x = -W4/2 
begin.z = 0 
begin.width = W4 
begin.delta = N4-N0 
end.x = 0 rei begin segment 5 
end.z = Length rei begin segment 5 
end. width = W4 
end. delta = N4-N0 
end segment
laimch_field 1
launch_pathway = 0
launchtype = LAUNCH_GAUSSIAN
launch_tilt = 0
launch_mode == 0
launch_mode_radial = 1
launch_width = 0.15
launchjposition = -0.5
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N.B. Please note it is necessary to run the modal programme first and then store 
the computed mode so that this may be entered into the height (main: appendix 
c) programme prior to running the grating analysis.
end launch_fleid
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